Addendum to MC9S08GB60, MC9S08GB32, MC9S08GT60, MC9S08GT32, MC9S08GT16 Data Sheet, Rev. 1.0

Freescale Semiconductor

3

Figure 1-2. MC9S08GTxx Block Diagram

PTD3/TPM2CH0

PTD4/TPM2CH1

PTC1/RxD2

PTC0/TxD2

PTE3/MISO1

PTE2/SS1

PTA7/KBI1P7–

PTE0/TxD1

PTE1/RxD1

PTD1/TPM1CH1

PTD0/TPM1CH0

PTC6 (NOTE 10)

PTC5 (NOTE 10)

PTC4

PTC3/SCL1

PTC2/SDA1

8-BIT KEYBOARD

INTERRUPT MODULE (KBI1)

IIC MODULE (IIC1)

SERIAL PERIPHERAL

INTERFACE MODULE (SPI1)

USER FLASH

USER RAM

(GT60 = 4096 BYTES)

DEBUG

MODULE (DBG)

(GT60 = 61,268 BYTES)

HCS08 CORE

NOTES:

1. Port pins are software configurable with pullup device if input port.

2. Pin contains software configurable pullup/pulldown device if IRQ enabled (IRQPE = 1).

4. Pin contains integrated pullup device.

5. High current drive

6. PTC[6:5] are not available on the 42-pin SDIP package.

7. Pins PTA[7:4] contain both pullup and pulldown devices. Pulldown available when KBI enabled (KBIPn = 1).

8. Only two timer channels per TPM are bonded out. All channels are available for use as software compare.

10. PTC[6:5] not available on the 42 SDIP.

NOTE 1

NOTE 1

3-CHANNEL TIMER/PWM

MODULE (TPM1)

PTB7/AD1P7–

PTE5/SPSCK1

PTE4/MOSI1

INTERFACE MODULE (SCI2)

HCS08 SYSTEM CONTROL

RESETS AND INTERRUPTS

MODES OF OPERATION

POWER MANAGEMENT

VOLTAGE

REGULATOR

RTI

SERIAL COMMUNICATIONS

COP

IRQ

LVD

INTERNAL BUS

LOW-POWER OSCILLATOR

INTERNAL CLOCK

GENERATOR (ICG)

RESET

ANALOG-TO-DIGITAL

CONVERTER (ATD1)

INTERFACE MODULE (SCI1)

SERIAL COMMUNICATIONS

5-CHANNEL TIMER/PWM

MODULE (TPM2)

NOTE 1

8

PTA0/KBI1P0

8

PTB0/AD1P0

PTG2/EXTAL

PTG0/BKGD/MS

PTG1/XTAL

NOTE 4

NOTES 1, 5

(GT32 = 32,768 BYTES)

(GT32 = 2048 BYTES)

10-BIT

NOTES 1, 7

NOTE 1

(NOTE 8)

(NOTE 8)

CPU

BDC

(GT16 = 16,384 BYTES)

(GT16 = 1024 BYTES)

IRQ

NOTES 2, 3

PTC7 (NOTE 9)

PTD2/TPM1CH2

(NOTE 9)

PTG3 (NOTE 9)