Electronic Components Datasheet Search |
|
SN74AUP1T158 Datasheet(PDF) 3 Page - Texas Instruments |
|
|
SN74AUP1T158 Datasheet(HTML) 3 Page - Texas Instruments |
3 / 13 page 1 3 4 C B A 6 Y AUP LVC AUP AUP LVC Static-Power Consumption ( µA) Dynamic-Power Consumption (pF) † Single, dual, and triple gates 3.3-V Logic† 3.3-V Logic† 0% 20% 40% 60% 80% 100% 0% 20% 40% 60% 80% 100% −0.5 0 0.5 1 1.5 2 2.5 3 3.5 0 5 10 15 20 25 30 35 40 45 Time − ns † AUP1G08 data at C L = 15 pF Switching Characteristics at 25 MHz† Output Input 1.8-V System 3.3-V System VIH = 1.19 V VIL = 0.5 V 3.3 V 2.5-V System 3.3-V System VIH = 1.19 V VIL = 0.5 V 3.3 V 1.8-V System 2.5-V System VIH = 1.10 V VIL = 0.35 V 2.5 V 3.3-V System 2.5-V System VIH = 1.10 V VIL = 0.35 V 2.5 V SN74AUP1T158 www.ti.com SCES808 – APRIL 2010 LOGIC DIAGRAM (BUFFER MULTIPLEXER) Figure 2. AUP – The Lowest-Power Family Figure 3. Excellent Signal Integrity Figure 4. Typical Design Examples Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 3 Product Folder Link(s): SN74AUP1T158 |
Similar Part No. - SN74AUP1T158 |
|
Similar Description - SN74AUP1T158 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |