INA216

www.ti.com

SBOS503B – JUNE 2010 – REVISED JUNE 2010

THERMAL INFORMATION

INA216A1YFF,

INA216A2YFF

INA216A3YFF,

UNITS

INA216A4YFF

YFF

4

160

75

76

°C/W

3

74

n/a

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3)

The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific

JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4)

The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB

temperature, as described in JESD51-8.

(5)

(6)

(7)

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific

JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): INA216