Electronic Components Datasheet Search |
|
LTC4269CDKD-1-TRPBF Datasheet(PDF) 5 Page - Linear Technology |
|
LTC4269CDKD-1-TRPBF Datasheet(HTML) 5 Page - Linear Technology |
5 / 44 page LTC4269-1 5 42691fb Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: Pins with 100V absolute maximum guaranteed for T ≥ 0°C, otherwise 90V. Note 3: Active high PWRGD internal clamp self-regulates to 14V with respect to VNEG. VCC has internal 19.5V clamp with respect to GND. Note 4: All voltages are with respect to VPORTN pin unless otherwise noted. Note 5: Input voltage specifications are defined with respect to LTC4269-1 pins and meet IEEE 802.3af/at specifications when the input diode bridge is included. Note 6: Signature resistance is measured via the ΔV/ΔI method with the minimum ΔV of 1V. The LTC4269-1 signature resistance accounts for the additional series resistance in the input diode bridge. Note 7: An invalid signature after the 1st classification event is mandated by the IEEE802.3at standard. See the Applications Information section. Note 8: Class accuracy is with respect to the ideal current defined as 1.237/RCLASS and does not include variations in RCLASS resistance. Note 9: This parameter is assured by design and wafer level testing. Note 10: VCC = 14V; PG, SG Open; VCMP = 1.5V, VSENSE– = 0V, RCMP = 1k, RtON = 90k, RPGDLY = 27.4k, RENDLY = 90k, unless otherwise specified. All voltages are with respect to GND. Note 11: Supply current does not include gate charge current to the MOSFETs. See the Applications Information section. Note 12: Component value range guaranteed by design. ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. PARAMETER CONDITIONS MIN TYP MAX UNITS Load Compensation Load Compensation to VSENSE Offset Voltage VRCMP with VSENSE+ = 0V 1 mV Feedback Pin Load Compensation Current VSENSE+ = 20mV, VFB = 1.230V 20 μA UVLO Function UVLO Pin Threshold (VUVLO) ● 1.215 1.240 1.265 V UVLO Pin Bias Current VUVLO = 1.2V VUVLO = 1.3V –0.25 –4.50 0 –3.4 0.25 –2.50 μA μA |
Similar Part No. - LTC4269CDKD-1-TRPBF |
|
Similar Description - LTC4269CDKD-1-TRPBF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |