1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 1-888-468-3774

FemtoCharge is a trademark of Kenet Inc. Copyright Intersil Americas Inc. 2010. All Rights Reserved

All other trademarks mentioned are the property of their respective owners.

12-Bit, 500MSPS A/D Converter

ISLA112P50

The ISLA112P50 is a low-power, high-performance,

500MSPS analog-to-digital converter designed with

Intersil’s proprietary FemtoCharge® technology on a

standard CMOS process. The ISLA112P50 is part of a

pin-compatible portfolio of 8, 10 and 12-bit A/Ds. This

device an upgrade of the KAD551XP-50 product family

and is pin similar.

The device utilizes two time-interleaved 250MSPS unit

A/Ds to achieve the ultimate sample rate of 500MSPS. A

single 500MHz conversion clock is presented to the

converter, and all interleave clocking is managed

internally. The proprietary Intersil Interleave Engine

(I2E) performs automatic fine correction of offset, gain,

and sample time skew mismatches between the unit

A/Ds to optimize performance. No external interleaving

algorithm is required.

A serial peripheral interface (SPI) port allows for

extensive configurability of the A/D. The SPI also controls

the interleave correction circuitry, allowing the system to

issue continuous calibration commands as well as

configure many dynamic parameters.

Digital output data is presented in selectable LVDS or

CMOS formats. The ISLA112P50 is available in a

72-contact QFN package with an exposed paddle.

Performance is specified over the full industrial

temperature range (-40°C to +85°C).

Features

• 1.15GHz Analog Input Bandwidth

• 90fs Clock Jitter

• Automatic Fine Interleave Correction Calibration

• Multiple Chip Time Alignment Support via the

Synchronous Clock Divider Reset

• Programmable Gain, Offset and Skew control

•Over-Range Indicator

• Clock Phase Selection

• Nap and Sleep Modes

• Two’s Complement, Gray Code or Binary Data

Format

• DDR LVDS-Compatible or LVCMOS Outputs

• Programmable Test Patterns and Internal

Temperature Sensor

Applications

• Radar and Electronic/Signal Intelligence

• Broadband Communications

• High-Performance Data Acquisition

Block Diagram

Key Specifications

• Total Power Consumption = 455mW

SHA

1.25V

VINP

VINN

12 - BIT

250MSPS

ADC

SHA

-BIT

250MSPS

ADC

CLKP

CLKN

VREF

+

–

VCM

VREF

Gain/ Offset/ Skew

Adjustments

12

SPI

CONTROL

DIGITAL

ERROR

CORRECTION

I2E

CLOCK

MANAGEMENT

CLKOUTP

CLKOUTN

ORP

ORN

OUTFMT

OUTMODE

D[11:0]P

D[11:0]N

Pin-Compatible Family

MODEL

RESOLUTION

SPEED

(MSPS)

ISLA112P50

12

500

ISLA110P50

10

500

ISLA118P50

8

500

June 17, 2010

FN7604.1