Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74SSQE32882 Datasheet(PDF) 4 Page - Texas Instruments

Part # SN74SSQE32882
Description  28-BIT RIGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74SSQE32882 Datasheet(HTML) 4 Page - Texas Instruments

  SN74SSQE32882_10 Datasheet HTML 1Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 2Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 3Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 4Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 5Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 6Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 7Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 8Page - Texas Instruments SN74SSQE32882_10 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
ZCJ Package
1
2
3
4
5
6
7
8
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
AA
AB
SN74SSQE32882
SCAS857A – MARCH 2008 – REVISED OCTOBER 2008 ................................................................................................................................................. www.ti.com
The package is an 6-mm × 15-mm, 176-pin ball grid array (BGA) with 0.65-mm ball pitch in an 8 × 22 grid. The
device pinout supports outputs on the outer two left and right columns to support easy DIMM signal routing.
Corresponding inputs are placed in such a way that two devices can be placed back-to-back for four rank
modules while the data inputs share the same vias.
NOTE:
To request more information on SN74SSQE32882 DDR3 Register/PLL please contact
support@ti.com .
4
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated


Similar Part No. - SN74SSQE32882_10

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74SSQE32882 TI-SN74SSQE32882_1 Datasheet
433Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQE32882 TI1-SN74SSQE32882_17 Datasheet
744Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
More results

Similar Description - SN74SSQE32882_10

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74SSQE32882 TI-SN74SSQE32882 Datasheet
336Kb / 8P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQEA32882 TI-SN74SSQEA32882 Datasheet
172Kb / 6P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQEC32882 TI1-SN74SSQEC32882 Datasheet
498Kb / 9P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver
SN74SSQE32882 TI1-SN74SSQE32882_17 Datasheet
744Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSQEB32882 TI1-SN74SSQEB32882 Datasheet
489Kb / 9P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver
SN74SSQE32882 TI-SN74SSQE32882_1 Datasheet
433Kb / 10P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS PARITY TEST ONE PAIR TO FOUR PAIR DIFFERENTIAL CLOCK PLL DRIVER
SN74SSTE32882 TI-SN74SSTE32882 Datasheet
274Kb / 7P
[Old version datasheet]   28-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver
74SSTUB32868A TI1-74SSTUB32868A Datasheet
770Kb / 25P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32868 TI1-74SSTUB32868_15 Datasheet
981Kb / 26P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32865 TI1-74SSTUB32865 Datasheet
772Kb / 21P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com