Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

K4R441869B-NCK8 Datasheet(PDF) 11 Page - Samsung semiconductor

Part # K4R441869B-NCK8
Description  256K x 16/18 bit x 32s banks Direct RDRAMTM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMSUNG [Samsung semiconductor]
Direct Link  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

K4R441869B-NCK8 Datasheet(HTML) 11 Page - Samsung semiconductor

Back Button K4R441869B-NCK8 Datasheet HTML 7Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 8Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 9Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 10Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 11Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 12Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 13Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 14Page - Samsung semiconductor K4R441869B-NCK8 Datasheet HTML 15Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
Direct RDRAM
Page 9
K4R271669B/K4R441869B
Version 1.11 Oct. 2000
Table 7 shows the COP field encoding. The device must be
in the ATTN power state in order to receive COLC packets.
The COLC packet is used primarily to specify RD (read) and
WR (write) commands. Retire operations (moving data from
the write buffer to a sense amp) happen automatically. See
Figure 18 for a more detailed description.
The COLC packet can also specify a PREC command,
which precharges a bank and its associated sense amps. The
RDA/WRA commands are equivalent to combining RD/WR
with a PREC. RLXC (relax) performs a power mode transi-
tion. See “Power State Management” on page 50.
Table 8 shows the COLM and COLX field encodings. The
M bit is asserted to specify a COLM packet with two 8 bit
bytemask fields MA and MB. If the M bit is not asserted, an
COLX is specified. It has device and bank address fields,
and an opcode field. The primary use of the COLX packet is
to permit an independent PREX (precharge) command to be
specified without consuming control bandwidth on the ROW
pins. It is also used for the CAL(calibrate) and SAM
(sample) current control commands (see “Current and
Temperature Control” on page 56), and for the RLXX power
mode command (see “Power State Management” on page
50).
Table 7: COLC Packet Field Encodings
S
DC4.. DC0
(select device)a
COP3..0 Name
Command Description
0
----
-----
-
No operation.
1
/= (DEVID4 ..0)
-----
-
Retire write buffer of this device.
1
== (DEVID4 ..0)
x000b
NOCOP
Retire write buffer of this device.
1
== (DEVID4 ..0)
x001
WR
Retire write buffer of this device, then write column C5..C0 of bank BC4..BC0 to write buffer.
1
== (DEVID4 ..0)
x010
RSRV
Reserved, no operation.
1
== (DEVID4 ..0)
x011
RD
Read column C5..C0 of bank BC4..BC0 of this device.
1
== (DEVID4 ..0)
x100
PREC
Retire write buffer of this device, then precharge bank BC4..BC0 (see Figure 15).
1
== (DEVID4 ..0)
x101
WRA
Same as WR, but precharge bank BC4..BC0 after write buffer (with new data) is retired.
1
== (DEVID4 ..0)
x110
RSRV
Reserved, no operation.
1
== (DEVID4 ..0)
x111
RDA
Same as RD, but precharge bank BC4..BC0 afterward.
1
== (DEVID4 ..0)
1xxx
RLXC
Move this device into the standby (STBY) power state (see Figure 47).
a. “/=” means not equal, “==” means equal.
b. An “x” entry indicates which commands may be combined. For instance, the two commands WR/RLXC may be specified in one COP value (1001).
Table 8: COLM Packet and COLX Packet Field Encodings
M
DX4 .. DX0
(selects device)
XOP4..0
Name
Command Description
1
----
-
MSK
MB/MA bytemasks used by WR/WRA.
0
/= (DEVID4 ..0)
-
-
No operation.
0
== (DEVID4 ..0)
00000
NOXOP
No operation.
0
== (DEVID4 ..0)
1xxx0a
PREX
Precharge bank BX4..BX0 of this device (see Figure 15).
0
== (DEVID4 ..0)
x10x0
CAL
Calibrate (drive) IOL current for this device (see Figure 53).
0
== (DEVID4 ..0)
x11x0
CAL/SAM
Calibrate (drive) and Sample ( update) IOL current for this device (see Figure 53).
0
== (DEVID4 ..0)
xxx10
RLXX
Move this device into the standby (STBY) power state (see Figure 47).
0
== (DEVID4 ..0)
xxxx1
RSRV
Reserved, no operation.
a. An “x” entry indicates which commands may be combined. For instance, the two commands PREX/RLXX may be specified in one XOP value (10010).


Similar Part No. - K4R441869B-NCK8

ManufacturerPart #DatasheetDescription
logo
Samsung semiconductor
K4R441869A SAMSUNG-K4R441869A Datasheet
3Mb / 64P
   256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
K4R441869A-NMCG6 SAMSUNG-K4R441869A-NMCG6 Datasheet
3Mb / 64P
   256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
K4R441869A-NMCK7 SAMSUNG-K4R441869A-NMCK7 Datasheet
3Mb / 64P
   256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
K4R441869A-NMCK8 SAMSUNG-K4R441869A-NMCK8 Datasheet
3Mb / 64P
   256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
More results

Similar Description - K4R441869B-NCK8

ManufacturerPart #DatasheetDescription
logo
Samsung semiconductor
K4R271669A SAMSUNG-K4R271669A Datasheet
3Mb / 64P
   256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
KM416RD8AC SAMSUNG-KM416RD8AC Datasheet
3Mb / 64P
   128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
K4R881869M SAMSUNG-K4R881869M Datasheet
3Mb / 64P
   288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM
K4R761869A-F SAMSUNG-K4R761869A-F Datasheet
313Kb / 20P
   576Mbit RDRAM (A-die) 1M x 18bit x 32s banks Direct RDRAMTM
KM416RD8AS SAMSUNG-KM416RD8AS Datasheet
3Mb / 64P
   128Mbit RDRAM 256K x 16 bit x 2*16 Dependent Banks Direct RDRAMTM for Consumer Package
logo
Elite Semiconductor Mem...
M12L64164A2Y ESMT-M12L64164A2Y Datasheet
1Mb / 45P
   1M x 16 Bit x 4 Banks
logo
Integrated Silicon Solu...
IS61SP25616 ISSI-IS61SP25616 Datasheet
120Kb / 15P
   256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM
logo
Elite Semiconductor Mem...
M12L64164A2M ESMT-M12L64164A2M Datasheet
1Mb / 45P
   1M x 16 Bit x 4 Banks
logo
List of Unclassifed Man...
M32L1632512A ETC1-M32L1632512A Datasheet
879Kb / 54P
   256K x 32 Bit x 2 Banks Synchronous Graphic RAM
logo
AMIC Technology
A45L9332A AMICC-A45L9332A Datasheet
1Mb / 55P
   256K X 32 Bit X 2 Banks Synchronous Graphic RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com