K4S643232C-TC60 datasheet(7/43 Pages) SAMSUNG

Part #	K4S643232C-TC60

Description	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL

Download	43 Pages

Scroll/Zoom	100%

Manufacturer	SAMSUNG [Samsung semiconductor]

Direct Link	http://www.samsung.com/Products/Semiconductor

Logo

7 / 43 page

K4S643232C

CMOS SDRAM

REV. 1.1 Nov. '99

- 7 -

AC OPERATING TEST CONDITIONS (VDD = 3.3V

± 0.3V, TA = 0 to 70°C)

Parameter

Value

Unit

AC input levels (Vih/Vil)

2.4/0.4

V

Input timing measurement reference level

1.4

V

Input rise and fall time

tr/tf = 1/1

ns

Output timing measurement reference level

1.4

V

Output load condition

See Fig. 2

3.3V

1200

Ω

870

Ω

Output

50pF*1

VOH (DC) = 2.4V, IOH = -2mA

VOL (DC) = 0.4V, IOL = 2mA

Vtt = 1.4V

50

Ω

Output

50pF*1

Z0 = 50

Ω

(Fig. 2) AC output load circuit

(Fig. 1) DC output load circuit

1. The DC/AC Test Output Load of K4S643232C-55/60/70 is 30pF.

2. The VDD condition of K4S643232C-55/60 is 3.135V~3.6V.

Note :

OPERATING AC PARAMETER

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then

rounding off to the next higher integer. Refer to the following ns-unit based AC table.

Note :

(AC operating conditions unless otherwise noted)

Parameter

Symbol

Version

Unit

Note

-55

-60

-70

-80

-10

CAS Latency

CL

3

2

3

2

3

2

3

2

3

2

CLK

CLK cycle time

tCC(min)

5.5

-

6

-

7

-

8

10

12

ns

Row active to row active delay

tRRD(min)

2

CLK

1

RAS to CAS delay

tRCD(min)

3

-

3

-

3

-

3

2

CLK

1

Row precharge time

tRP(min)

3

-

3

-

3

-

3

2

CLK

1

Row active time

tRAS(min)

7

-

7

-

7

-

6

5

4

CLK

1

tRAS(max)

100

us

Row cycle time

tRC(min)

10

-

10

-

10

-

9

7

6

CLK

1

Row cycle time in Auto refresh

tRFC(min)

12

-

12

-

10

-

9

7

6

CLK

1,6

Last data in to row precharge

tRDL(min)

2

CLK

2, 5

Last data in to new col.address delay

tCDL(min)

1

CLK

2

Last data in to burst stop

tBDL(min)

1

CLK

2

Col. address to col. address delay

tCCD(min)

1

CLK

Mode Register Set cycle time

tMRS(min)

2

CLK

Number of valid output data

CAS Latency=3

2

ea

4

CAS Latency=2

1

Similar Part No. - K4S643232C-TC60

Manufacturer	Part #	Datasheet	Description
Samsung semiconductor	K4S643232E	101Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL(3.3V)
	K4S643232E	102Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
	K4S643232E-	101Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL(3.3V)
	K4S643232E-TC45	102Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
	K4S643232E-TC50	102Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL

More results

Similar Description - K4S643232C-TC60

Manufacturer	Part #	Datasheet	Description
Samsung semiconductor	K4S643232E-TI	100Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
	K4S643232F	101Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
	K4S643232E	102Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
	KM432S2030C	1Mb / 43P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
	K4S643232E-	101Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL(3.3V)
	K4S643232F-	99Kb / 12P	2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL3.3V
Taiwan Memory Technolog...	T436432B	707Kb / 72P	2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM
Hynix Semiconductor	HY5V62CF	353Kb / 11P	4 Banks x 512K x 32Bit Synchronous DRAM
	HY57V653220BTC	154Kb / 12P	4 Banks x 512K x 32Bit Synchronous DRAM
	HY57V643220CT	183Kb / 12P	4 Banks x 512K x 32Bit Synchronous DRAM

More results

K4S643232C-TC60 Datasheet(PDF) 7 Page - Samsung semiconductor

K4S643232C-TC60 Datasheet(HTML) 7 Page - Samsung semiconductor

Similar Part No. - K4S643232C-TC60

Similar Description - K4S643232C-TC60

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL