Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14B101P Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY14B101P
Description  1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B101P Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY14B101P_11 Datasheet HTML 6Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 7Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 8Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 9Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 10Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 11Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 12Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 13Page - Cypress Semiconductor CY14B101P_11 Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 35 page
background image
PRELIMINARY
CY14B101P
Document #: 001-61932 Rev. *A
Page 10 of 35
Write Protection and Block Protection
CY14B101P provides features for both software and hardware
write protection using WRDI instruction and WP. Additionally, this
device also provides block protection mechanism through BP0
and BP1 pins of the Status Register.
The write enable and disable status of the device is indicated by
WEN bit of the Status Register. The write instructions (WRSR,
WRITE, and WRTC) and nvSRAM special instruction (STORE,
and RECALL) need the write to be enabled (WEN bit = 1) before
they can be issued.
Write Enable (WREN) Instruction
On power-up, the device is always in the write disable state. The
following WRITE, WRSR, WRTC, or nvSRAM special instruction
must therefore be preceded by a Write Enable instruction. If the
device is not write enabled (WEN = ‘0’), it ignores the write
instructions and returns to the standby state when CS is brought
HIGH. A new CS falling edge is required to re-initiate serial
communication. The instruction is issued following the falling
edge of CS. When this instruction is used, the WEN bit of Status
Register is set to ‘1’.
Note After completion of a write instruction (WRSR, WRITE, or
WRTC) or nvSRAM special instruction (STORE or RECALL)
instruction, WEN bit is cleared to ‘0’. This is done to provide
protection from any inadvertent writes. Therefore, WREN
instruction must be used before a new write instruction can be
issued.
Write Disable (WRDI) Instruction
Write Disable instruction disables the write by clearing the WEN
bit to ‘0’ to protect the device against inadvertent writes. This
instruction is issued following the falling edge of CS followed by
opcode for WRDI instruction. The WEN bit is cleared on the
rising edge of CS following a WRDI instruction.
Block Protection
Block protection is provided using the BP0 and BP1 pins of the
Status Register. These bits can be set using WRSR instruction
and probed using the RDSR instruction. The nvSRAM is divided
into four array segments. One-quarter, one-half, or all of the
memory segments can be protected. Any data within the
protected segment is read only. Table 5 shows the function of
block protect bits.
Hardware Write Protection (WP Pin)
The write protect pin (WP) is used to provide hardware write
protection. WP pin allows all normal read and write operations
when held HIGH. When the WP pin is brought LOW and WPEN
bit is ‘1’, all write operations to the Status Register are inhibited.
The hardware write protection function is blocked when the
WPEN bit is ‘0’. This allows the user to install the CY14B101P in
a system with the WP pin tied to ground, and still write to the
Status Register.
Figure 7. Write Status Register (WRSR) Instruction Timing
CS
SCK
SO
0
1
2
3
4567
SI
0000
0
0
0
1
MSB
LSB
D2
D3
D7
HI-Z
0
12345
67
Opcode
Data in
X
X
X
X
X
Figure 8. WREN Instruction
0
0
0
00
1
10
CS
SCK
SI
SO
HI-Z
0
1
2
3
4
5
6
7
Figure 9. WRDI Instruction
Table 5. Block Write Protect Bits
Level
Status Register Bits
Array Addresses Protected
BP1
BP0
0
0
0
None
1 (1/4)
0
1
0x18000-0x1FFFF
2 (1/2)
1
0
0x10000-0x1FFFF
3 (All)
1
1
0x00000-0x1FFFF
0
0
0
0
0
1
0
0
CS
SCK
SI
SO
HI-Z
0
1
2
3
4
5
6
7
[+] Feedback
[+] Feedback


Similar Part No. - CY14B101P_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101P CYPRESS-CY14B101P_12 Datasheet
934Kb / 36P
   1-Mbit (128 K 횞 8) Serial SPI nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
More results

Similar Description - CY14B101P_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101PA_1107 CYPRESS-CY14B101PA_1107 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_13 Datasheet
1Mb / 43P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_12 Datasheet
934Kb / 36P
   1-Mbit (128 K 횞 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA Datasheet
1Mb / 44P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_12 Datasheet
1Mb / 43P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_13 Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_12 Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P Datasheet
1Mb / 33P
   1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com