Electronic Components Datasheet Search |
|
SY89823LHZTR Datasheet(PDF) 5 Page - Micrel Semiconductor |
|
SY89823LHZTR Datasheet(HTML) 5 Page - Micrel Semiconductor |
5 / 8 page 5 Precision Edge® SY89823L Micrel, Inc. M9999-091908 hbwhelp@micrel.com or (408) 955-1690 TIMING DIAGRAMS tS tH CLK OE Q0 - Q21 Assert Latency De-assert Latency HSTL_CLK, LVPECL_CLK /HSTL_CLK, /LVPECL_CLK Q0 - Q21 /Q0 - /Q21 tPD tPD CLK_SEL Q0 - Q21 /Q0 - /Q21 tPD Notes: 1. The OE input signal must be a minimum of 3 clock periods with width. 2. The internal enable is asserted and de-asserted on the falling edge of clock. 3. The internal enable occurs 2.5 clock cycles (plus the set-up time of OE with the rising edge of clock) after the rising edge of the external OE. 4. If OE does not meet the tS of tH specifications as in asynchronous applications, OE must be a minimum of 4 clock periods in width. |
Similar Part No. - SY89823LHZTR |
|
Similar Description - SY89823LHZTR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |