Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14C101I Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY14C101I
Description  1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14C101I Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY14C101I Datasheet HTML 1Page - Cypress Semiconductor CY14C101I Datasheet HTML 2Page - Cypress Semiconductor CY14C101I Datasheet HTML 3Page - Cypress Semiconductor CY14C101I Datasheet HTML 4Page - Cypress Semiconductor CY14C101I Datasheet HTML 5Page - Cypress Semiconductor CY14C101I Datasheet HTML 6Page - Cypress Semiconductor CY14C101I Datasheet HTML 7Page - Cypress Semiconductor CY14C101I Datasheet HTML 8Page - Cypress Semiconductor CY14C101I Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 42 page
background image
PRELIMINARY
CY14C101I
CY14B101I, CY14E101I
Document #: 001-54391 Rev. *C
Page 5 of 42
Data Validity
The data on the SDA line must be stable during the HIGH period
of the clock. The state of the data line can only change when the
clock on the SCL line is LOW for the data to be valid. There are
only two conditions under which the SDA line may change state
with SCL line held HIGH: START and STOP condition. The
START and STOP conditions are generated by the master to
signal the beginning and end of a communication sequence on
the I2C bus.
START Condition (S)
A HIGH to LOW transition on the SDA line while SCL is HIGH
indicates a START condition. Every transaction in I2C begins
with the master generating a START condition.
STOP Condition (P)
A LOW to HIGH transition on the SDA line while SCL is HIGH
indicates a STOP condition. This condition indicates the end of
the ongoing transaction.
START and STOP conditions are always generated by the
master. The bus is considered to be busy after the START
condition. The bus is considered to be free again after the STOP
condition.
Repeated START (Sr)
If a Repeated START condition is generated instead of a STOP
condition, the bus continues to be busy. The ongoing transaction
on the I2C lines is stopped and the bus waits for the master to
send a slave ID for communication to restart.
Figure 2. System Configuration using Serial (I2C) nvSRAM
Vcc
SDA
SCL
Vcc
Vcc
1
A
1
A
1
A
A2
A2
A2
L
C
S
L
C
S
L
C
S
SDA
A
D
S
A
D
S
P
W
P
W
P
W
CY14X101I
CY14X101I
CY14X101I
#0
#1
#3
Microcontroller
RPmin = (VCC - VOLmax) / IOL
RPmax = tr / Cb
Figure 3. START and STOP Conditions
full pagewidth
SDA
SCL
P
STOP Condition
SDA
SCL
S
START Condition
[+] Feedback


Similar Part No. - CY14C101I

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14C101I CYPRESS-CY14C101I Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101I-SFXI CYPRESS-CY14C101I-SFXI Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101I-SFXIT CYPRESS-CY14C101I-SFXIT Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_12 Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_13 Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
More results

Similar Description - CY14C101I

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101P CYPRESS-CY14B101P Datasheet
1Mb / 33P
   1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock
CY14B101K CYPRESS-CY14B101K_09 Datasheet
796Kb / 28P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K_0711 CYPRESS-CY14B101K_0711 Datasheet
717Kb / 24P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K CYPRESS-CY14B101K Datasheet
1Mb / 24P
   1 Mbit (128K x 8) nvSRAM With Real-Time Clock
CY14C101I CYPRESS-CY14C101I_13 Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101KA CYPRESS-CY14B101KA Datasheet
972Kb / 29P
   1 Mbit (128K x 8/64K x 16) nvSRAM with Real Time Clock
CY14B101KA CYPRESS-CY14B101KA_11 Datasheet
1Mb / 34P
   1 Mbit (128K x 8/64K x 16) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_12 Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com