Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14B101I-SFXIT Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY14B101I-SFXIT
Description  1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B101I-SFXIT Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY14B101I-SFXIT Datasheet HTML 5Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 6Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 7Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 8Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 9Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 10Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 11Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 12Page - Cypress Semiconductor CY14B101I-SFXIT Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
PRELIMINARY
CY14C101I
CY14B101I, CY14E101I
Document #: 001-54391 Rev. *C
Page 9 of 42
Command Register
The Command Register resides at address ‘AA’ of the Control
Registers Slave device. This is a write only register. The byte
written to this register initiates a STORE, RECALL, AutoStore
Enable, AutoStore Disable, and Sleep mode operation as listed
in Table 6. The section Executing Commands using Command
Register on page 20 explains how you can execute Command
Register bytes.
STORE: Initiates nvSRAM Software STORE. The nvSRAM
cannot be accessed for tSTORE time after this instruction has
been executed. When initiated, the device performs a STORE
operation regardless of whether or not a write has been
performed since the last NV operation. After the tSTORE cycle
time is completed, the SRAM is activated again for read/write
operations.
RECALL: Initiates nvSRAM Software RECALL. The nvSRAM
cannot be accessed for tRECALL time after this instruction has
been executed. The RECALL operation does not alter the data
in the nonvolatile elements. A RECALL may be initiated in two
ways: Hardware RECALL, initiated on power-up; and Software
RECALL, initiated by a I2C RECALL instruction.
ASENB: Enables nvSRAM AutoStore. The nvSRAM cannot be
accessed for tSS time after this instruction has been executed.
This setting is not nonvolatile and needs to be followed by a
manual STORE sequence if this is desired to survive the power
cycle. The part comes from the factory with AutoStore Enabled.
ASDISB: Disables nvSRAM AutoStore. The nvSRAM cannot
be accessed for tSS time after this instruction has been
executed. This setting is not nonvolatile and needs to be
followed by a manual STORE sequence if this is desired to
survive power cycle.
Note If AutoStore is disabled and VCAP is not required, it is
required that the VCAP pin is left open. VCAP pin must never be
connected to ground. Power Up RECALL operation cannot be
disabled in any case.
SLEEP: SLEEP instruction puts the nvSRAM in a sleep mode.
When the SLEEP instruction is registered, the nvSRAM
performs a STORE operation to secure the data to nonvolatile
memory and then enters into sleep mode. Whenever nvSRAM
enters into sleep mode, it initiates non volatile STORE cycle
which results in losing an endurance cycle per sleep command
execution. A STORE cycle starts only if a write to the SRAM
has been performed since the last STORE or RECALL cycle.
The nvSRAM enters into sleep mode in this manner:
1. The master sends a START command.
2. The master sends Control Registers Slave device ID with I2C
write bit set (R/W = ’0’).
3. The slave (nvSRAM) sends an ACK back to the master.
4. The master sends Command Register address (0xAA).
5. The slave (nvSRAM) sends an ACK back to the master.
6. The master sends Command Register byte for entering into
sleep mode.
7. The slave (nvSRAM) sends an ACK back to the master.
8. The master generates a STOP condition.
Once in sleep mode, the device starts consuming IZZ current
tSLEEP time after SLEEP instruction is registered. The device is
not accessible for normal operations until it is out of sleep mode.
The nvSRAM wakes up after tWAKE duration after the device
slave address is transmitted by the master.
Transmitting any of the three slave addresses wakes the
nvSRAM from sleep mode. The nvSRAM device is not
accessible during tSLEEP and tWAKE interval and any attempt to
access the nvSRAM device by the master is ignored and
nvSRAM sends NACK to the master. An alternate method of
determining when the device is ready is for the master to send
read or write commands and look for an ACK.
Write Protection (WP)
The Write Protect (WP) pin is an active HIGH pin and protects
the entire memory and all registers from write operations. To
inhibit all the write operations, this pin must be held HIGH. When
this pin is HIGH, all memory and register writes are prohibited
and the address counter is not incremented. This pin is internally
pulled LOW and, therefore, can be left open if not used.
AutoStore Operation
The AutoStore operation is a unique feature of nvSRAM that
automatically stores the SRAM data to QuantumTrap cells
during power-down. This STORE makes use of an external
capacitor (VCAP) and enables the device to safely STORE the
data in the nonvolatile memory when power goes down.
During normal operation, the device draws current from VCC to
charge the capacitor connected to the VCAP pin. When the
voltage on the VCC pin drops below VSWITCH during power-down,
the device inhibits all memory accesses to nvSRAM and
automatically performs a conditional STORE operation using the
charge from the VCAP capacitor. The AutoStore operation is not
initiated if no write cycle has been performed since the last
STORE or RECALL.
Note If a capacitor is not connected to VCAP pin, AutoStore must
be disabled by issuing the AutoStore Disable instruction
specified in “Command Register” on page 9. If AutoStore is
enabled without a capacitor on VCAP pin, the device attempts an
AutoStore operation without sufficient charge to complete the
Store. This will corrupt the data stored in nvSRAM
Figure 10 shows the proper connection of the storage capacitor
(VCAP) for AutoStore operation. See the DC Electrical
Characteristics on page 31 for the size of the VCAP.
Table 6. Command Register Bytes
Data Byte
[7:0]
Command
Description
0011 1100
STORE
STORE SRAM data to nonvolatile
memory
0110 0000
RECALL
RECALL data from nonvolatile
memory to SRAM
0101 1001
ASENB
Enable AutoStore
0001 1001
ASDISB
Disable AutoStore
1011 1001
SLEEP
Enter Sleep Mode for low power
consumption
[+] Feedback


Similar Part No. - CY14B101I-SFXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101I-SFXIT CYPRESS-CY14B101I-SFXIT Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101I-SFXIT CYPRESS-CY14B101I-SFXIT Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
More results

Similar Description - CY14B101I-SFXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101P CYPRESS-CY14B101P Datasheet
1Mb / 33P
   1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock
CY14B101K CYPRESS-CY14B101K_09 Datasheet
796Kb / 28P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K_0711 CYPRESS-CY14B101K_0711 Datasheet
717Kb / 24P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K CYPRESS-CY14B101K Datasheet
1Mb / 24P
   1 Mbit (128K x 8) nvSRAM With Real-Time Clock
CY14C101I CYPRESS-CY14C101I_13 Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101KA CYPRESS-CY14B101KA Datasheet
972Kb / 29P
   1 Mbit (128K x 8/64K x 16) nvSRAM with Real Time Clock
CY14B101KA CYPRESS-CY14B101KA_11 Datasheet
1Mb / 34P
   1 Mbit (128K x 8/64K x 16) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_12 Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com