Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14E101PA-SF104XIT Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY14E101PA-SF104XIT
Description  1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14E101PA-SF104XIT Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY14E101PA-SF104XIT Datasheet HTML 3Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 4Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 5Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 6Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 7Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 8Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 9Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 10Page - Cypress Semiconductor CY14E101PA-SF104XIT Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 44 page
background image
PRELIMINARY
CY14C101PA
CY14B101PA
CY14E101PA
Document #: 001-54392 Rev. *C
Page 7 of 44
SPI Modes
CY14X101PA device may be driven by a microcontroller with its
SPI peripheral running in either of these two modes:
SPI Mode 0 (CPOL=0, CPHA=0)
SPI Mode 3 (CPOL=1, CPHA=1)
For both these modes, the input data is latched in on the rising
edge of SCK starting from the first rising edge after CS goes
active. If the clock starts from a high state (in mode 3), the first
rising edge after the clock toggles is considered. The output data
is available on the falling edge of SCK.
The two SPI modes are shown in Figure 4 and Figure 5. The
status of clock when the bus master is in standby mode and not
transferring data is:
SCK remains at 0 for Mode 0
SCK remains at 1 for Mode 3
CPOL and CPHA bits must be set in the SPI controller for the
either Mode 0 or Mode 3. CY14X101PA detects the SPI mode
from the status of SCK pin when device is selected by bringing
the CS pin LOW. If SCK pin is LOW when the device is selected,
SPI Mode 0 is assumed and if SCK pin is HIGH, CY14X101PA
works in SPI Mode 3.
Figure 3. System Configuration Using SPI nvSRAM
A
P
1
0
1
X
4
1
Y
C
PA
1
0
1
X
4
1
Y
C
uC o n trolle r
SC K
MO S I
MIS O
SI
SO
O
S
I
S
K
C
SS C K
CS
HO L D
HO L D
CS
CS 1
CS 2
HO L D 1
HO L D 2
Figure 4. SPI Mode 0
LSB
MSB
7
654
32
10
CS
SCK
SI
0
1
2
3
4
5
6
7
Figure 5. SPI Mode 3
CS
SCK
SI
7
654
32
10
LSB
MSB
0
12
3
4
56
7
[+] Feedback


Similar Part No. - CY14E101PA-SF104XIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14E101PA CYPRESS-CY14E101PA Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14E101PA CYPRESS-CY14E101PA Datasheet
1Mb / 43P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14E101PA CYPRESS-CY14E101PA_12 Datasheet
1Mb / 43P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
More results

Similar Description - CY14E101PA-SF104XIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101P CYPRESS-CY14B101P_12 Datasheet
934Kb / 36P
   1-Mbit (128 K 횞 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_12 Datasheet
1Mb / 43P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I_12 Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_13 Datasheet
1Mb / 43P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101PA_1107 CYPRESS-CY14B101PA_1107 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_11 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101KA CYPRESS-CY14B101KA_12 Datasheet
707Kb / 34P
   1-Mbit (128 K 횞 8/64 K 횞 16) nvSRAM with Real Time Clock
CY14C101Q CYPRESS-CY14C101Q_12 Datasheet
1Mb / 33P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com