LC877264A/56A/48A

No.6719-3/24

- Base Timer

1) The clock signal can be selected from any of the following :

Sub-clock (32.768kHz crystal oscillator), system clock, and prescaler output from timer 0

2) Interrupts of five different time intervals are possible.

(9) Serial-interface

- SIO 0: 8 bit synchronous serial interface

1) LSB first / MSB first is selectable

2) Internal 8 bit baud-rate generator (fastest clock period 4 / 3 Tcyc)

3) Consecutive automatic data communication (1-256 bits)

- SIO 1: 8 bit asynchronous / synchronous serial interface

Mode 0: Synchronous 8 bit serial IO (2-wire or 3-wire, transmit clock 2–512 Tcyc)

Mode 1: Asynchronous serial IO (half duplex, 8 data bits, 1 stop bit, baud rate 8–2048Tcyc)

Mode 2: Bus mode 1 (start bit, 8 data bits, transmit clock 2–512 Tcyc)

Mode 3: Bus mode 2 (start detection, 8 data bits, stop detection)

(10) AD converter

-8 bits

× 12 channels

(11) Remote control receiver circuit (connected to P73 / INT3 / T0IN terminal)

-Noise rejection function (noise rejection filter’s time constant can be selected from 1 / 32 / 128 Tcyc)

(12) Watchdog timer

- The watching time period is determined by an external RC.

- Watchdog timer can produce interrupt or system reset

(13) Interrupts: 14 sources, 10 vectors

1) Three priority (low, high and highest) multiple interrupts are supported.

During interrupt handling, an equal or

lower priority interrupt request is postponed.

2) If interrupt requests to two or more vector addresses occur at once, the higher priority interrupt takes precedence.

In the case of equal priority levels, the vector with the lowest address takes precedence.

No.

Vector

Selectable Level

Interrupt signal

1

00003H

X or L

INT0

2

0000BH

X or L

INT1

3

00013H

H or L

INT2/T0L

4

0001BH

H or L

INT3/Base timer

5

00023H

H or L

T0H

6

0002BH

H or L

T1L/T1H

7

00033H

H or L

SIO0

8

0003BH

H or L

SIO1

9

00043H

H or L

ADC/MIC

10

0004BH

H or L

Port 0

• Priority Level : X > H > L

• For equal priority levels, vector with lowest address takes precedence.

(14) Subroutine stack levels: 1024 levels max.

Stack is located in RAM.

(15) Multiplication and division

- 16 bit

× 8 bit (executed in 5 cycles)

- 24 bit

× 16 bit (12 cycles)

- 16 bit ÷ 8 bit (8 cycles)

- 24 bit ÷ 16 bit (12 cycles)