Electronic Components Datasheet Search |
|
CY7C1270KV18-400BZC Datasheet(PDF) 7 Page - Cypress Semiconductor |
|
CY7C1270KV18-400BZC Datasheet(HTML) 7 Page - Cypress Semiconductor |
7 / 28 page CY7C1266KV18, CY7C1277KV18 CY7C1268KV18, CY7C1270KV18 Document Number: 001-57835 Rev. *C Page 7 of 28 Pin Definitions Pin Name I/O Pin Description DQ[x:0] Input output- synchronous Data input output signals. Inputs are sampled on the rising edge of K and K clocks during valid write operations. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of both the K and K clocks during read operations. When read access is deselected, Q[x:0] are automatically tristated. CY7C1266KV18 DQ[7:0] CY7C1277KV18 DQ[8:0] CY7C1268KV18 DQ[17:0] CY7C1270KV18 DQ[35:0] LD Input- synchronous Synchronous load. Sampled on the rising edge of the K clock. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data. LD must meet the setup and hold times around edge of K. NWS0, NWS1 Input- synchronous Nibble write select 0, 1 active LOW (CY7C1266KV18 only). Sampled on the rising edge of the K and K clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. NWS0 controls D[3:0] and NWS1 controls D[7:4]. All the nibble write selects are sampled on the same edge as the data. Deselecting a nibble write select ignores the corresponding nibble of data and it is not written into the device. BWS0, BWS1, BWS2, BWS3 Input- synchronous Byte write select 0, 1, 2, and 3 active LOW. Sampled on the rising edge of the K and K clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1277KV18 BWS0 controls D[8:0] CY7C1268KV18 BWS0 controls D[8:0] and BWS1 controls D[17:9]. CY7C1270KV18 BWS0 controls D[8:0], BWS1 controls D[17:9], BWS2 controls D[26:18] and BWS3 controls D[35:27]. All the byte write selects are sampled on the same edge as the data. Deselecting a byte write select ignores the corresponding byte of data and it is not written into the device. A Input- synchronous Address inputs. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 4 M × 8 (2 arrays each of 2 M × 8) for CY7C1266KV18 and 4 M × 9 (2 arrays each of 2 M ×9) for CY7C1277KV18, 2 M × 18 (2 arrays each of 1 M × 18) for CY7C1268KV18, and 1 M × 36 (2 arrays each of 512 K × 36) for CY7C1270KV18. R/W Input- synchronous Synchronous read or write input. When LD is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for loaded address. R/W must meet the setup and hold times around edge of K. QVLD Valid output indicator Valid output indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ. K Input clock Positive input clock input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q[x:0]. All accesses are initiated on the rising edge of K. K Input clock Negative input clock input. K is used to capture synchronous data being presented to the device and to drive out data through Q[x:0]. CQ Echo clock Synchronous echo clock outputs. This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24. CQ Echo clock Synchronous echo clock outputs. This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24. ZQ Input Output impedance matching input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected. [+] Feedback |
Similar Part No. - CY7C1270KV18-400BZC |
|
Similar Description - CY7C1270KV18-400BZC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |