Electronic Components Datasheet Search |
|
K7Q161864B Datasheet(PDF) 6 Page - Samsung semiconductor |
|
K7Q161864B Datasheet(HTML) 6 Page - Samsung semiconductor |
6 / 17 page 512Kx36 & 1Mx18 QDRTM b4 SRAM - 6 - Rev 1.1 Aug. 2010 K7Q163664B K7Q161864B Write cycles are initiated by activating W at the rising edge of the positive input clock K. Address is presented and stored in the write address register synchronized with K clock. For 4-bit burst DDR operation, it will write four 36-bit or 18-bit data words with each write command. The first "late" data is transfered and registered in to the device synchronous with next K clock rising edge. Next burst data is transfered and registered synchronous with following K clock rising edge. The process continues until all four data are transfered and registered. Continuous write operations are initated with K rising edge. And "late writed" data is presented to the device on every rising edge of both K and K clocks. The device disregards input data presented on the same cycle W disabled. When the W is disabled after a read operation, the K7Q163664B and K7Q161864B will first complete burst read operation before entering into deselect mode at the next K clock rising edge. The K7Q163664B and K7Q161864B support byte write operations. With activating BW0 or BW1 ( BW2 or BW3 ) in write cycle, only one byte of input data is presented. In K7Q161864B, BW0 controls write operation to D0:D8, BW1 controls write operation to D9:D17. And in K7Q163664B BW2 controls write operation to D18:D26, BW3 controls write operation to D27:D35. Separate input and output ports enables easy depth expansion. Each port can be selected and deselected independently and read and write operation do not affect each other. Before chip deselected, all read and write pending operations are completed. The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to VSS through a precision resistor(RQ). The value of RQ (within 15%) is five times the output impedance desired. For example, 250 Ω resistor will give an output impedance of 50Ω. Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles. Write Operations Programmable Impedance Output Buffer Operation Depth Expansion The K7Q163664B and K7Q161864B can be used with the single clock pair K and K. In this mode, C and C must be tied high during power up and this single clock pair control both the input and output registers. C and C cannot be tied high during operation. System flight time and clock skew could not be compensated in single clock mode. Single Clock Mode |
Similar Part No. - K7Q161864B |
|
Similar Description - K7Q161864B |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |