Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

KSZ8841-16MQL-EVAL Datasheet(PDF) 5 Page - Micrel Semiconductor

Part # KSZ8841-16MQL-EVAL
Description  Single-Port Ethernet MAC Controller with Non-PCI Interface
Download  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

KSZ8841-16MQL-EVAL Datasheet(HTML) 5 Page - Micrel Semiconductor

  KSZ8841-16MQL-EVAL Datasheet HTML 1Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 2Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 3Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 4Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 5Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 6Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 7Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 8Page - Micrel Semiconductor KSZ8841-16MQL-EVAL Datasheet HTML 9Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 105 page
background image
Micrel, Inc.
KSZ8841-16/32 MQL/MVL/MBL
October 2007
5
M9999-102207-1.6
Receive Queue (RXQ) Frame Format........................................................................................................................................ 39
EEPROM Interface ....................................................................................................................................................... 40
Loopback Support ........................................................................................................................................................ 42
Near-end (Remote) Loopback.................................................................................................................................................... 42
CPU Interface I/O Registers ............................................................................................................................................... 43
I/O Registers .............................................................................................................................................................................. 43
Internal I/O Space Mapping ....................................................................................................................................................... 44
Register Map: MAC and PHY ............................................................................................................................................. 52
Bit Type Definition ........................................................................................................................................................ 52
Bank 0-63 Bank Select Register (0x0E): BSR (same location in all Banks) ................................................................ 52
Bank 0 Base Address Register (0x00): BAR................................................................................................................ 52
Bank 0 QMU RX Flow Control High Watermark Configuration Register (0x04): QRFCR ........................................... 53
Bank 0 Bus Error Status Register (0x06): BESR ......................................................................................................... 53
Bank 0 Bus Burst Length Register (0x08): BBLR......................................................................................................... 53
Bank 1: Reserved ......................................................................................................................................................... 53
Bank 2 Host MAC Address Register Low (0x00): MARL ............................................................................................. 54
Bank 2 Host MAC Address Register Middle (0x02): MARM ........................................................................................ 54
Bank 2 Host MAC Address Register High (0x04): MARH ............................................................................................ 54
Bank 3 On-Chip Bus Control Register (0x00): OBCR .................................................................................................. 55
Bank 3 EEPROM Control Register (0x02): EEPCR ..................................................................................................... 55
Bank 3 Memory BIST Info Register (0x04): MBIR........................................................................................................ 56
Bank 3 Global Reset Register (0x06): GRR ................................................................................................................. 56
Bank 3 Power Management Capabilities Register (0x08): PMCR ............................................................................... 56
Bank 3 Wakeup Frame Control Register (0x0A): WFCR ............................................................................................. 57
Bank 4 Wakeup Frame 0 CRC0 Register (0x00): WF0CRC0...................................................................................... 58
Bank 4 Wakeup Frame 0 CRC1 Register (0x02): WF0CRC1...................................................................................... 58
Bank 4 Wakeup Frame 0 Byte Mask 0 Register (0x04): WF0BM0 .............................................................................. 58
Bank 4 Wakeup Frame 0 Byte Mask 1 Register (0x06): WF0BM1 .............................................................................. 58
Bank 4 Wakeup Frame 0 Byte Mask 2 Register (0x08): WF0BM2 .............................................................................. 58
Bank 4 Wakeup Frame 0 Byte Mask 3 Register (0x0A): WF0BM3.............................................................................. 59
Bank 5 Wakeup Frame 1 CRC0 Register (0x00): WF1CRC0...................................................................................... 59
Bank 5 Wakeup Frame 1 CRC1 Register (0x02): WF1CRC1...................................................................................... 59
Bank 5 Wakeup Frame 1 Byte Mask 0 Register (0x04): WF1BM0 .............................................................................. 59
Bank 5 Wakeup Frame 1 Byte Mask 1 Register (0x06): WF1BM1 .............................................................................. 59
Bank 5 Wakeup Frame 1 Byte Mask 2 Register (0x08): WF1BM2 .............................................................................. 60
Bank 5 Wakeup Frame 1 Byte Mask 3 Register (0x0A): WF1BM3.............................................................................. 60
Bank 6 Wakeup Frame 2 CRC0 Register (0x00): WF2CRC0...................................................................................... 60
Bank 6 Wakeup Frame 2 CRC1 Register (0x02): WF2CRC1...................................................................................... 60
Bank 6 Wakeup Frame 2 Byte Mask 0 Register (0x04): WF2BM0 .............................................................................. 60
Bank 6 Wakeup Frame 2 Byte Mask 1 Register (0x06): WF2BM1 .............................................................................. 61
Bank 6 Wakeup Frame 2 Byte Mask 2 Register (0x08): WF2BM2 .............................................................................. 61
Bank 6 Wakeup Frame 2 Byte Mask 3 Register (0x0A): WF2BM3.............................................................................. 61
Bank 7 Wakeup Frame 3 CRC0 Register (0x00): WF3CRC0...................................................................................... 61
Bank 7 Wakeup Frame 3 CRC1 Register (0x02): WF3CRC1...................................................................................... 61
Bank 7 Wakeup Frame 3 Byte Mask 0 Register (0x04): WF3BM0 .............................................................................. 62
Bank 7 Wakeup Frame 3 Byte Mask 1 Register (0x06): WF3BM1 .............................................................................. 62
Bank 7 Wakeup Frame 3 Byte Mask 2 Register (0x08): WF3BM2 .............................................................................. 62
Bank 7 Wakeup Frame 3 Byte Mask 3 Register (0x0A): WF3BM3.............................................................................. 62
Bank 8 – 15: Reserved ................................................................................................................................................. 62
Bank 16 Transmit Control Register (0x00): TXCR ....................................................................................................... 63
Bank 16 Transmit Status Register (0x02): TXSR......................................................................................................... 63
Bank 16 Receive Control Register (0x04): RXCR........................................................................................................ 64
Bank 16 TXQ Memory Information Register (0x08): TXMIR ........................................................................................ 64


Similar Part No. - KSZ8841-16MQL-EVAL

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
KSZ8841-16MQL-EVAl MICREL-KSZ8841-16MQL-EVAl Datasheet
654Kb / 105P
   Single-Port Ethernet MAC Controller with Non-PCI Interface
More results

Similar Description - KSZ8841-16MQL-EVAL

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
KSZ8841-16M MICROCHIP-KSZ8841-16M Datasheet
2Mb / 98P
   Single-Port Ethernet MAC Controller with Non-PCI Interface
05/14/19
logo
Micrel Semiconductor
KSZ8841-16 MICREL-KSZ8841-16_08 Datasheet
654Kb / 105P
   Single-Port Ethernet MAC Controller with Non-PCI Interface
KSZ8841-PMQL MICREL-KSZ8841-PMQL Datasheet
550Kb / 2P
   Single-Port Ethernet MAC Controller with PCI Interface
logo
Microchip Technology
KSZ8841-PMQL MICROCHIP-KSZ8841-PMQL Datasheet
1Mb / 72P
   Single-Port Ethernet MAC Controller with PCI Interface
05/14/19
logo
Micrel Semiconductor
KSZ8851MQL MICREL-KSZ8851MQL Datasheet
59Kb / 2P
   Single Port MAC/PHY Controller with Non PCI Interface
logo
Microchip Technology
KSZ8851-16MLL MICROCHIP-KSZ8851-16MLL Datasheet
1Mb / 85P
   Single-Port Ethernet MAC Controller with 8-Bitor 16-Bit Non-PCI Interface
11/07/16
logo
Micrel Semiconductor
KSZ8841-PMQL MICREL-KSZ8841-PMQL Datasheet
171Kb / 2P
   Ethernet MAC Controller with PCI Interface
KSZ8841 MICREL-KSZ8841 Datasheet
167Kb / 2P
   Ethernet MAC Controller with PCI Interface
KSZ8851-16MLLI MICREL-KSZ8851-16MLLI Datasheet
1Mb / 84P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
KSZ8851-16MLLJ MICREL-KSZ8851-16MLLJ_10 Datasheet
517Kb / 90P
   Single-Port Ethernet MAC Controller with 8-Bit or 16-Bit Non-PCI Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com