Electronic Components Datasheet Search
Selected language     English  ▼


I.MX27 Datasheet(PDF) 4 Page - Freescale Semiconductor, Inc

Part No. I.MX27
Description  Multimedia Applications Processor Multiple clock and power domains
Download  152 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FREESCALE [Freescale Semiconductor, Inc]
Homepage  http://www.freescale.com
Logo 

 
 4 page
background image
i.MX27 and i.MX27L Data Sheet, Rev. 1.7
4
Freescale Semiconductor
Functional Description and Application Information
1.3
Ordering Information
Table 1 provides ordering information for the MAPBGA, lead-free packages.
2
Functional Description and Application Information
2.1
ARM926 Microprocessor Core Platform
The ARM926 Platform consists of the ARM926EJ-S processor, ETM9, ETB9, a 6
× 3 Multi-Layer AHB
crossbar switch (MAX), and a “primary AHB” complex.
The instruction bus (I-AHB) of the ARM926EJ-S processor is connected directly to MAX Master
Port 0.
The data bus (D-AHB) of the ARM926EJ-S processor is connected directly to MAX Master Port 1.
Four alternate bus master interfaces are connected to MAX Master Ports 2–5. Three slave ports of the
MAX are AHB-Lite compliant buses. Slave Port 0 is designated as the “primary” AHB. The primary AHB
is internal to the platform and has five slaves connected to it: the AITC interrupt module, the MCTL
memory controller, and two AIPI peripheral interface gaskets. Slave Ports 1 and 2 of the MAX are referred
to as “secondary” AHBs. Each of the secondary AHB interfaces is only accessible off platform.
The ARM926EJ-S processor supports the 32-bit and 16-bit ARM Thumb instruction sets, enabling the
user to trade off between high performance and high-code density. The ARM926EJ-S processor includes
features for efficient execution of Java byte codes, providing Java performance similar to the just-in-time
(JIT) compiler—which is a type of Java compiler—but without the associated code overhead.
The ARM926EJ-S processor supports the ARM debug architecture and includes logic to assist in both
hardware and software debugging. The ARM926EJ-S processor has a Harvard cached architecture and
provides a complete high-performance processor subsystem, including the following:
An ARM9EJ-S integer core
A Memory Management Unit (MMU)
Separate instruction and data AMBA AHB bus interfaces
ETM and JTAG-based debug support
Table 1. Ordering Information
Device
Temperature
Package
MCIMX27VOP4A
–20
° C to +85° C
1816-01
MCIMX27LVOP4A
–20
° C to +85° C
1816-01
MCIMX27MOP4A
–40
° C to +85° C
1931-04
MCIMX27LMOP4A
–40
° C to +85° C
1931-04
MCIMX27VJP4A
–20
° C to +85° C
1816-01
MCIMX27LVJP4A
–20
° C to +85° C
1816-01
MCIMX27MJP4A
–40
° C to +85° C
1931-04
MCIMX27LMJP4A
–40
° C to +85° C
1931-04




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl