Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1317KV18 Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1317KV18
Description  18-Mbit DDR II SRAM Four-Word Burst Architecture 333-MHz clock for high bandwidth
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1317KV18 Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1317KV18 Datasheet HTML 1Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 2Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 3Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 4Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 5Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1317KV18 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 33 page
background image
CY7C1317KV18, CY7C1917KV18
CY7C1319KV18, CY7C1321KV18
18-Mbit DDR II SRAM
Four-Word Burst Architecture
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 001-58906 Rev. *D
Revised July 20, 2011
18-Mbit DDR II SRAM Four-Word Burst Architecture
Features
18-Mbit density (2 M × 8, 2 M × 9, 1 M × 18, 512 K × 36)
333-MHz clock for high bandwidth
Four-word burst for reducing address bus frequency
Double data rate (DDR) interfaces
(data transferred at 666 MHz) at 333 MHz
Two input clocks (K and K) for precise DDR timing
SRAM uses rising edges only
Two input clocks for output data (C and C) to minimize clock
skew and flight time mismatches
Echo clocks (CQ and CQ) simplify data capture in high speed
systems
Synchronous internally self-timed writes
DDR II operates with 1.5 cycle read latency when DOFF is
asserted HIGH
Operates similar to DDR I device with one cycle read latency
when DOFF is asserted LOW
1.8 V core power supply with HSTL inputs and outputs
Variable drive HSTL output buffers
Expanded HSTL output voltage (1.4 V–VDD)
Supports both 1.5 V and 1.8 V I/O supply
Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
Offered in both Pb-free and non Pb-free packages
JTAG 1149.1 compatible test access port
Phase locked loop (PLL) for accurate data placement
Configurations
CY7C1317KV18 – 2 M × 8
CY7C1917KV18 – 2 M × 9
CY7C1319KV18 – 1 M × 18
CY7C1321KV18 – 512 K × 36
Functional Description
The CY7C1317KV18, CY7C1917KV18, CY7C1319KV18, and
CY7C1321KV18 are 1.8 V Synchronous Pipelined SRAMs
equipped with DDR II architecture. The DDR II consists of an
SRAM core with advanced synchronous peripheral circuitry and
a two-bit burst counter. Addresses for read and write are latched
on alternate rising edges of the input (K) clock. Write data is
registered on the rising edges of both K and K. Read data is
driven on the rising edges of C and C if provided, or on the rising
edge of K and K if C/C are not provided. Each address location
is associated with four 8-bit words in the case of CY7C1317KV18
and four 9-bit words in the case of CY7C1917KV18 that burst
sequentially into or out of the device. The burst counter always
starts with a ‘00’ internally in the case of CY7C1317KV18 and
CY7C1917KV18. For CY7C1319KV18 and CY7C1321KV18,
the burst counter takes in the least two significant bits of the
external address and bursts four 18-bit words in the case of
CY7C1319KV18, and four 36-bit words in the case of
CY7C1321KV18, sequentially into or out of the device.
Asynchronous inputs include an output impedance matching
input (ZQ). Synchronous data outputs (Q, sharing the same
physical pins as the data inputs, D) are tightly matched to the two
output echo clocks CQ/CQ, eliminating the need to capture data
separately from each individual DDR SRAM in the system
design. Output data clocks (C/C) enable maximum system
clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Selection Guide
Description
333 MHz
300 MHz
250 MHz
200 MHz
167 MHz
Unit
Maximum operating frequency
300
300
250
200
167
MHz
Maximum operating current
× 8
370
350
320
280
260
mA
× 9
370
350
320
280
260
× 18
370
350
320
290
270
× 36
440
420
370
330
300
[+] Feedback


Similar Part No. - CY7C1317KV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1317KV18 CYPRESS-CY7C1317KV18 Datasheet
1Mb / 33P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
More results

Similar Description - CY7C1317KV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1319KV18 CYPRESS-CY7C1319KV18_13 Datasheet
503Kb / 31P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1317KV18 CYPRESS-CY7C1317KV18 Datasheet
1Mb / 33P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1319KV18 CYPRESS-CY7C1319KV18_12 Datasheet
465Kb / 31P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1521KV18 CYPRESS-CY7C1521KV18 Datasheet
747Kb / 29P
   72-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1318CV18 CYPRESS-CY7C1318CV18_11 Datasheet
1Mb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18_06 Datasheet
515Kb / 28P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1317CV18 CYPRESS-CY7C1317CV18 Datasheet
696Kb / 31P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18 Datasheet
257Kb / 24P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C13201KV18 CYPRESS-CY7C13201KV18 Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1318BV18 CYPRESS-CY7C1318BV18_11 Datasheet
1Mb / 31P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com