Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1514KV18-333BZI Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C1514KV18-333BZI
Description  72-Mbit QDR II SRAM 2-Word Burst Architecture Two-word burst on all accesses
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1514KV18-333BZI Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C1514KV18-333BZI Datasheet HTML 1Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 2Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 3Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 4Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 5Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 6Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 7Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 8Page - Cypress Semiconductor CY7C1514KV18-333BZI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 33 page
background image
CY7C1510KV18, CY7C1525KV18
CY7C1512KV18, CY7C1514KV18
Document Number: 001-00436 Rev. *M
Page 4 of 33
Contents
Pin Configuration ............................................................ 5
165-Ball FBGA (13 x 15 x 1.4 mm) Pinout ................. 5
Pin Definitions ................................................................. 7
Functional Overview ....................................................... 9
Read Operations ........................................................ 9
Write Operations ........................................................ 9
Byte Write Operations ................................................ 9
Single Clock Mode ..................................................... 9
Concurrent Transactions ............................................ 9
Depth Expansion........................................................ 9
Programmable Impedance ....................................... 10
Echo Clocks ............................................................. 10
PLL........................................................................... 10
Application Example ..................................................... 10
Truth Table ..................................................................... 11
Write Cycle Descriptions .............................................. 11
Write Cycle Descriptions .............................................. 12
Write Cycle Descriptions .............................................. 12
IEEE 1149.1 Serial Boundary Scan (JTAG) ................. 13
Disabling the JTAG Feature..................................... 13
Test Access Port—Test Clock.................................. 13
Test Mode Select (TMS) .......................................... 13
Test Data-In (TDI) .................................................... 13
Test Data-Out (TDO)................................................ 13
Performing a TAP Reset .......................................... 13
TAP Registers .......................................................... 13
Instruction Register.......................................................... 13
Bypass Register .............................................................. 13
Boundary Scan Register.................................................. 13
Identification (ID) Register ............................................... 13
TAP Instruction Set .................................................. 13
IDCODE........................................................................... 14
SAMPLE Z ....................................................................... 14
SAMPLE/PRELOAD........................................................ 14
BYPASS .......................................................................... 14
EXTEST .......................................................................... 14
EXTEST OUTPUT BUS TRISTATE ................................. 14
Reserved ...........................................................................14
TAP Controller State Diagram .......................................15
TAP Controller Block Diagram ......................................16
TAP Electrical Characteristics ......................................16
TAP AC Switching Characteristics ...............................17
TAP Timing and Test Conditions ..................................17
Identification Register Definitions ................................18
Scan Register Sizes .......................................................18
Instruction Codes ...........................................................18
Boundary Scan Order ....................................................19
Power Up Sequence in QDR II SRAM ...........................20
Power Up Sequence ................................................. 20
PLL Constraints......................................................... 20
Maximum Ratings ...........................................................21
Operating Range ............................................................21
Neutron Soft Error Immunity .........................................21
Electrical Characteristics ..............................................21
DC Electrical Characteristics..................................... 21
AC Electrical Characteristics..................................... 23
Capacitance ....................................................................24
Thermal Resistance .......................................................24
Switching Characteristics .............................................25
Switching Waveforms ....................................................27
Ordering Information .....................................................28
Ordering Code Definitions......................................... 29
Package Diagram ...........................................................30
Acronyms ........................................................................31
Document Conventions .................................................31
Units of Measure ....................................................... 31
Document History Page .................................................32
Sales, Solutions, and Legal Information ......................33
Worldwide Sales and Design Support....................... 33
Products .................................................................... 33
PSoC Solutions ......................................................... 33
[+] Feedback


Similar Part No. - CY7C1514KV18-333BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1514KV18-333BZI CYPRESS-CY7C1514KV18-333BZI Datasheet
814Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1514KV18-333BZI CYPRESS-CY7C1514KV18-333BZI Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1514KV18-333BZI CYPRESS-CY7C1514KV18-333BZI Datasheet
893Kb / 34P
   72-Mbit QDR짰 II SRAM Two-Word Burst Architecture
More results

Similar Description - CY7C1514KV18-333BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18_09 Datasheet
654Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1512KV18 CYPRESS-CY7C1512KV18 Datasheet
814Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_07 Datasheet
646Kb / 28P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_06 Datasheet
494Kb / 27P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_09 Datasheet
711Kb / 28P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18 Datasheet
369Kb / 24P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18 Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18 Datasheet
628Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_09 Datasheet
675Kb / 29P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com