Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C63722C Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C63722C
Description  enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C63722C Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C63722C_11 Datasheet HTML 1Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 2Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 3Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 4Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 5Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 6Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 7Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 8Page - Cypress Semiconductor CY7C63722C_11 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 53 page
background image
CY7C63722C
CY7C63723C
CY7C63743C
Document #: 38-08022 Rev. *E
Page 4 of 53
Programming Model
Refer to the CYASM Assembler User’s Guide for more details on
firmware operation with the CY7C637xxC microcontrollers.
Program Counter (PC)
The 14-bit program counter (PC) allows access for up to 8
Kbytes of EPROM using the CY7C637xxC architecture. The
program counter is cleared during reset, such that the first
instruction executed after a reset is at address 0x0000. This
instruction is typically a jump instruction to a reset handler that
initializes the application.
The lower 8 bits of the program counter are incremented as
instructions are loaded and executed. The upper six bits of the
program counter are incremented by executing an XPAGE
instruction. As a result, the last instruction executed within a
256-byte “page” of sequential code should be an XPAGE
instruction. The assembler directive “XPAGEON” will cause the
assembler to insert XPAGE instructions automatically. As
instructions can be either one or two bytes long, the assembler
may occasionally need to insert a NOP followed by an XPAGE
for correct execution.
The program counter of the next instruction to be executed, carry
flag, and zero flag are saved as two bytes on the program stack
during an interrupt acknowledge or a CALL instruction. The
program counter, carry flag, and zero flag are restored from the
program stack only during a RETI instruction.
Please note the program counter cannot be accessed directly by
the firmware. The program stack can be examined by reading
SRAM from location 0x00 and up.
8-bit Accumulator (A)
The accumulator is the general-purpose, do everything register
in the architecture where results are usually calculated.
8-bit Index Register (X)
The index register “X” is available to the firmware as an auxiliary
accumulator. The X register also allows the processor to perform
indexed operations by loading an index value into X.
8-bit Program Stack Pointer (PSP)
During a reset, the program stack pointer (PSP) is set to zero.
This means the program “stack” starts at RAM address 0x00 and
“grows” upward from there. Note that the program stack pointer
is directly addressable under firmware control, using the MOV
PSP,A instruction. The PSP supports interrupt service under
hardware control and CALL, RET, and RETI instructions under
firmware control.
During an interrupt acknowledge, interrupts are disabled and the
program counter, carry flag, and zero flag are written as two
bytes of data memory. The first byte is stored in the memory
addressed by the program stack pointer, then the PSP is incre-
mented. The second byte is stored in memory addressed by the
program stack pointer and the PSP is incremented again. The
net effect is to store the program counter and flags on the
program “stack” and increment the program stack pointer by two.
The return from interrupt (RETI) instruction decrements the
program stack pointer, then restores the second byte from
memory addressed by the PSP. The program stack pointer is
decremented again and the first byte is restored from memory
addressed by the PSP. After the program counter and flags have
been restored from stack, the interrupts are enabled. The effect
is to restore the program counter and flags from the program
stack, decrement the program stack pointer by two, and reenable
interrupts.
The call subroutine (CALL) instruction stores the program
counter and flags on the program stack and increments the PSP
by two.
The return from subroutine (RET) instruction restores the
program counter, but not the flags, from program stack and
decrements the PSP by two.
Note that there are restrictions in using the JMP, CALL, and
INDEX instructions across the 4-KByte boundary of the program
memory. Refer to the CYASM Assembler User’s Guide for a
detailed description.
8-bit Data Stack Pointer (DSP)
The data stack pointer (DSP) supports PUSH and POP instruc-
tions that use the data stack for temporary storage. A PUSH
instruction will pre-decrement the DSP, then write data to the
memory location addressed by the DSP. A POP instruction will
read data from the memory location addressed by the DSP, then
post-increment the DSP.
During a reset, the Data Stack Pointer will be set to zero. A PUSH
instruction when DSP equals zero will write data at the top of the
data RAM (address 0xFF). This would write data to the memory
area reserved for a FIFO for USB endpoint 0. In non-USB appli-
cations, this works fine and is not a problem.
For USB applications, the firmware should set the DSP to an
appropriate location to avoid a memory conflict with RAM
dedicated to USB FIFOs. The memory requirements for the USB
endpoints are shown in Section . For example, assembly instruc-
tions to set the DSP to 20h (giving 32 bytes for program and data
stack combined) are shown below.
MOV A,20h
; Move 20 hex into Accumulator (must be D8h
or less to avoid USB FIFOs)
SWAP A,DSP ; swap accumulator value into DSP register
Address Modes
The CY7C637xxC microcontrollers support three addressing
modes for instructions that require data operands: data, direct,
and indexed.
Data
The “Data” address mode refers to a data operand that is actually
a constant encoded in the instruction. As an example, consider
the instruction that loads A with the constant 0x30:
MOV A, 30h
This instruction will require two bytes of code where the first byte
identifies the “MOV A” instruction with a data operand as the
second byte. The second byte of the instruction will be the
constant “0xE8h”. A constant may be referred to by name if a
prior “EQU” statement assigns the constant value to the name.
For example, the following code is equivalent to the example
shown above.
DSPINIT: EQU 30h
[+] Feedback


Similar Part No. - CY7C63722C_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C63722C CYPRESS-CY7C63722C_11 Datasheet
1Mb / 53P
   enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
More results

Similar Description - CY7C63722C_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C63722C CYPRESS-CY7C63722C_11 Datasheet
1Mb / 53P
   enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63722C CYPRESS-CY7C63722C Datasheet
1Mb / 49P
   enCoRe??USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63723-SXC CYPRESS-CY7C63723-SXC Datasheet
1Mb / 49P
   enCoRe??USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63743-SXC CYPRESS-CY7C63743-SXC Datasheet
1Mb / 49P
   enCoRe??USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63722 CYPRESS-CY7C63722 Datasheet
1Mb / 58P
   enCoRe USB Combination Low-Speed USB & PS/2 Peripheral Controller
CY7C63221A CYPRESS-CY7C63221A Datasheet
960Kb / 49P
   enCoRe USB Low-speed USB Peripheral Controller
CY7C63310 CYPRESS-CY7C63310 Datasheet
1Mb / 83P
   enCoRe??II Low-Speed USB Peripheral Controller
CY7C63310 CYPRESS-CY7C63310_12 Datasheet
1,018Kb / 91P
   enCoRe??II Low Speed USB Peripheral Controller
CY7C63923-PVXC CYPRESS-CY7C63923-PVXC Datasheet
1Mb / 68P
   enCoRe??II Low-Speed USB Peripheral Controller
CY7C63310 CYPRESS-CY7C63310_11 Datasheet
1Mb / 86P
   enCoRe??II Low Speed USB Peripheral Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com