Electronic Components Datasheet Search |
|
CY7C67200-48BAXI Datasheet(PDF) 7 Page - Cypress Semiconductor |
|
CY7C67200-48BAXI Datasheet(HTML) 7 Page - Cypress Semiconductor |
7 / 78 page CY7C67200 Document #: 38-08014 Rev. *G Page 7 of 78 Crystal Pins Boot Configuration Interface EZ-OTG can boot into any one of four modes. The mode it boots into is determined by the TTL voltage level of GPIO[31:30] at the time nRESET is deasserted. Table 14 shows the different boot pin combinations possible. After a reset pin event occurs, the BIOS bootup procedure executes for up to 3 ms. GPIO[31:30] are sampled by the BIOS during bootup only. After bootup these pins are available to the appli- cation as GPIOs. GPIO[31:30] must be pulled high or low, as needed, using resistors tied to VCC or GND with resistor values between 5K ohm and 15K ohm. GPIO[31:30] must not be tied directly to VCC or GND. Note that in Standalone mode, the pull ups on those two pins are used for the serial I2C EEPROM (if imple- mented). The resistors used for these pull ups must conform to the serial EEPROM manufacturer's requirements. If any mode other then standalone is chosen, EZ-OTG will be in coprocessor mode. The device will power up with the appro- priate communication interface enabled according to its boot pins and wait idle until a coprocessor communicates with it. See the BIOS documentation for greater detail on the boot process. Operational Modes There are two modes of operation: Coprocessor and Standalone. Coprocessor Mode EZ-OTG can act as a coprocessor to an external host processor. In this mode, an external host processor drives EZ-OTG and is the main processor rather then EZ-OTG’s own 16-bit internal CPU. An external host processor may interface to EZ-OTG through one of the following three interfaces in coprocessor mode: • HPI mode, a 16-bit parallel interface with up to 16 MBytes transfer rate • HSS mode, a serial interface with up to 2M baud transfer rate • SPI mode, a serial interface with up to 2 Mbits/s transfer rate. At bootup GPIO[31:30] determine which of these three inter- faces are used for coprocessor mode. Refer to Table 14 for details. Bootloading begins from the selected interface after POR + 3 ms of BIOS bootup. Standalone Mode In standalone mode, there is no external processor connected to EZ-OTG. Instead, EZ-OTG’s own internal 16-bit CPU is the main processor and firmware is typically downloaded from an EEPROM. Optionally, firmware may also be downloaded via USB. Refer to Table 14 for booting into standalone mode. After booting into standalone mode (GPIO[31:30] = ‘11’), the following pins are affected: • GPIO[31:30] are configured as output pins to examine the EEPROM contents. • GPIO[28:27] are enabled for debug UART mode. • GPIO[29] is configured as OTGID for OTG applications on PORT1A. — If OTGID is logic 1 then PORT1A (OTG) is configured as a USB peripheral. — If OTGID is logic 0 then PORT1A (OTG) is configured as a USB host. • Ports 1B, 2A, and 2B default as USB peripheral ports. • All other pins remain INPUT pins. Table 13.Crystal Pins Pin Name Pin Number XTALIN G3 XTALOUT G2 Table 14.Boot Configuration Interface GPIO31 (Pin 39) GPIO30 (Pin 40) Boot Mode 0 0 Host Port Interface (HPI) 0 1 High Speed Serial (HSS) 1 0 Serial Peripheral Interface (SPI, slave mode) 1 1 I2C EEPROM (Standalone Mode) [+] Feedback |
Similar Part No. - CY7C67200-48BAXI |
|
Similar Description - CY7C67200-48BAXI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |