Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14B064PA Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY14B064PA
Description  64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock with Real Time Clock
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B064PA Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY14B064PA Datasheet HTML 4Page - Cypress Semiconductor CY14B064PA Datasheet HTML 5Page - Cypress Semiconductor CY14B064PA Datasheet HTML 6Page - Cypress Semiconductor CY14B064PA Datasheet HTML 7Page - Cypress Semiconductor CY14B064PA Datasheet HTML 8Page - Cypress Semiconductor CY14B064PA Datasheet HTML 9Page - Cypress Semiconductor CY14B064PA Datasheet HTML 10Page - Cypress Semiconductor CY14B064PA Datasheet HTML 11Page - Cypress Semiconductor CY14B064PA Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 43 page
background image
CY14C064PA
CY14B064PA
CY14E064PA
Document #: 001-68249 Rev. *A
Page 8 of 43
SPI Operating Features
Power-Up
Power-up is defined as the condition when the power supply is
turned on and VCC crosses Vswitch voltage. During this time, the
CS must be enabled to follow the VCC voltage. Therefore, CS
must be connected to VCC through a suitable pull-up resistor. As
a built in safety feature, CS is both edge sensitive and level
sensitive. After power-up, the device is not selected until a falling
edge is detected on CS. This ensures that CS must have been
HIGH before going LOW to start the first operation.
As described earlier, nvSRAM performs a Power Up RECALL
operation after power-up and, therefore, all memory accesses
are disabled for tFA duration after power-up. The HSB pin can be
probed to check the Ready/Busy status of nvSRAM after
power-up.
Power-On Reset
A power-on reset (POR) circuit is included to prevent inadvertent
writes. At power-up, the device does not respond to any
instruction until the VCC reaches the POR threshold voltage
(VSWITCH). After VCC transitions the POR threshold, the device
is internally reset and performs a Power-Up RECALL operation.
During Power Up RECALL all device accesses are inhibited. The
device is in the following state after POR:
Deselected (after power-up, a falling edge is required on CS
before any instructions are started).
Standby power mode
Not in the Hold condition
Status Register state:
Write Enable (WEN) bit is reset to ‘0’.
WPEN, BP1, BP0 unchanged from previous STORE
operation.
The WPEN, BP1, and BP0 bits of the Status Register are
nonvolatile bits and remain unchanged from the previous
STORE operation.
Prior to selecting and issuing instructions to the memory, a valid
and stable VCC voltage must be applied. This voltage must
remain valid until the end of the instruction transmission.
Power Down
At power-down (continuous decay of VCC), when VCC drops from
the normal operating voltage and below the VSWITCH threshold
voltage, the device stops responding to any instruction sent to it.
If a write cycle is in progress and the last data bit D0 has been
received when the power goes down, it is allowed tDELAY time to
complete the write. After this, all memory accesses are inhibited
and a conditional AutoStore operation is performed (AutoStore is
not performed if no writes have happened since the last RECALL
cycle). This feature prevents inadvertent writes to nvSRAM from
happening during power-down. However, to avoid the possibility
of inadvertent writes during power-down, ensure that the device
is deselected and is in standby power mode and the CS follows
the voltage applied on VCC.
Active Power and Standby Power Modes
When CS is LOW, the device is selected and is in the active
power mode. The device consumes ICC current, as specified in
DC Electrical Characteristics on page 32. When CS is HIGH, the
device is deselected and the device goes into the standby power
mode after tSB time if a STORE or RECALL cycle is not in
progress. If a STORE/RECALL cycle is in progress, the device
goes into the standby power mode after the STORE/RECALL
cycle is completed. In the standby power mode the current drawn
by the device drops to ISB.
[+] Feedback


Similar Part No. - CY14B064PA

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B064PA CYPRESS-CY14B064PA Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock
CY14B064PA-SFXI CYPRESS-CY14B064PA-SFXI Datasheet
1Mb / 43P
   64-Kbit (8 K 횞 8) SPI nvSRAM with Real Time Clock
CY14B064PA-SFXI CYPRESS-CY14B064PA-SFXI Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock
CY14B064PA-SFXIT CYPRESS-CY14B064PA-SFXIT Datasheet
1Mb / 43P
   64-Kbit (8 K 횞 8) SPI nvSRAM with Real Time Clock
CY14B064PA-SFXIT CYPRESS-CY14B064PA-SFXIT Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock
More results

Similar Description - CY14B064PA

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14C064PA CYPRESS-CY14C064PA_13 Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock
CY14C064PA CYPRESS-CY14C064PA_12 Datasheet
1Mb / 43P
   64-Kbit (8 K 횞 8) SPI nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P_13 Datasheet
1Mb / 35P
   512-Kbit (64 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C512PA CYPRESS-CY14C512PA_12 Datasheet
1Mb / 42P
   512-Kbit (64 K 횞 8) SPI nvSRAM with Real Time Clock
CY14C064I CYPRESS-CY14C064I_13 Datasheet
2Mb / 40P
   64-Kbit (8 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C064I CYPRESS-CY14C064I Datasheet
2Mb / 41P
   64-Kbit (8 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C256PA CYPRESS-CY14C256PA_13 Datasheet
1Mb / 43P
   256-Kbit (32 K x 8) SPI nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P Datasheet
1Mb / 36P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P_12 Datasheet
1Mb / 34P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B256P CYPRESS-CY14B256P_13 Datasheet
2Mb / 37P
   256-Kbit (32 K x 8) Serial (SPI) nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com