 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CY14B104NA-BA20XI Datasheet(PDF) 11 Page - Cypress Semiconductor |
|
||||||||||||||||||||||||||||||
CY14B104NA-BA20XI Datasheet(HTML) 11 Page - Cypress Semiconductor |
|
|
11 / 25 page  CY14B104LA, CY14B104NA Document #: 001-49918 Rev. *I Page 11 of 25 AC Switching Characteristics Over the Operating Range Parameters [19] Description 20 ns 25 ns 45 ns Unit Cypress Parameter Alt Parameter Min Max Min Max Min Max SRAM Read Cycle tACE tACS Chip enable access time – 20 – 25 – 45 ns tRC[20] tRC Read cycle time 20 – 25 – 45 – ns tAA[21] tAA Address access time – 20 – 25 – 45 ns tDOE tOE Output enable to data valid – 10 – 12 – 20 ns tOHA[21] tOH Output hold after address change 3–3–3 – ns tLZCE[22, 23] tLZ Chip enable to output active 3–3–3 – ns tHZCE[22, 23] tHZ Chip disable to output inactive – 8 – 10 – 15 ns tLZOE[22, 23] tOLZ Output enable to output active 0–0–0 – ns tHZOE[22, 23] tOHZ Output disable to output inactive – 8 – 10 – 15 ns tPU[22] tPA Chip enable to power active 0–0–0 – ns tPD[22] tPS Chip disable to power standby – 20 – 25 – 45 ns tDBE – Byte enable to data valid – 10 – 12 – 20 ns tLZBE[22] – Byte enable to output active 0–0–0 – ns tHZBE[22] – Byte disable to output inactive – 8 – 10 – 15 ns SRAM Write Cycle tWC tWC Write cycle time 20 – 25 – 45 – ns tPWE tWP Write pulse width 15 – 20 – 30 – ns tSCE tCW Chip enable to end of write 15 – 20 – 30 – ns tSD tDW Data setup to end of write 8 – 10 – 15 – ns tHD tDH Data hold after end of write 0–0–0 – ns tAW tAW Address setup to end of write 15 – 20 – 30 – ns tSA tAS Address setup to start of write 0–0–0 – ns tHA tWR Address hold after end of write 0–0–0 – ns tHZWE[22, 23, 24] tWZ Write enable to output disable – 8 – 10 – 15 ns tLZWE[22, 23] tOW Output active after end of write 3–3–3 – ns tBW – Byte enable to end of write 15 – 20 – 30 – ns Switching Waveforms Figure 6. SRAM Read Cycle #1 (Address Controlled) [20, 21, 25] Address Data Output Address Valid Previous Data Valid Output Data Valid t RC t AA t OHA Notes 19. Test conditions assume signal transition time of 3 ns or less, timing reference levels of VCC/2, input pulse levels of 0 to VCC(typ), and output loading of the specified IOL/IOH and load capacitance shown in Figure 5 on page 10. 20. WE must be HIGH during SRAM read cycles. 21. Device is continuously selected with CE, OE and BHE / BLE LOW. 22. These parameters are guaranteed by design but not tested. 23. Measured ±200 mV from steady state output voltage. 24. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state. 25. HSB must remain HIGH during read and write cycles. [+] Feedback |
Similar Part No. - CY14B104NA-BA20XI |
|
Similar Description - CY14B104NA-BA20XI |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
