Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14E101J Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY14E101J
Description  1-Mbit (128 K x 8) Serial (I2C) nvSRAM Infinite read, write, and RECALL cycles
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14E101J Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY14E101J Datasheet HTML 1Page - Cypress Semiconductor CY14E101J Datasheet HTML 2Page - Cypress Semiconductor CY14E101J Datasheet HTML 3Page - Cypress Semiconductor CY14E101J Datasheet HTML 4Page - Cypress Semiconductor CY14E101J Datasheet HTML 5Page - Cypress Semiconductor CY14E101J Datasheet HTML 6Page - Cypress Semiconductor CY14E101J Datasheet HTML 7Page - Cypress Semiconductor CY14E101J Datasheet HTML 8Page - Cypress Semiconductor CY14E101J Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 31 page
background image
CY14C101J
CY14B101J, CY14E101J
Document #: 001-54050 Rev. *F
Page 4 of 31
I2C Interface
I2C bus consists of two lines – serial clock line (SCL) and serial
data line (SDA) that carry information between multiple devices
on the bus. I2C supports multi-master and multi-slave
configurations. The data is transmitted from the transmitter to the
receiver on the SDA line and is synchronized with the clock SCL
generated by the master.
The SCL and SDA lines are open-drain lines and are pulled up
to VCC using resistors. The choice of a pull-up resistor on the
system depends on the bus capacitance and the intended speed
of operation. The master generates the clock and all the data
I/Os are transmitted in synchronization with this clock. The
CY14X101J supports up to 3.4 MHz clock speed on SCL line.
Protocol Overview
This device supports only a 7-bit addressable scheme. The
master generates a START condition to initiate the
communication followed by broadcasting a slave select byte.
The slave select byte consists of a seven bit address of the slave
that the master intends to communicate with and R/W bit
indicating a read or a write operation. The selected slave
responds to this with an acknowledgement (ACK). After a slave
is selected, the remaining part of the communication takes place
between the master and the selected slave device. The other
devices on the bus ignore the signals on the SDA line till a STOP
or Repeated START condition is detected. The data transfer is
done between the master and the selected slave device through
the SDA pin synchronized with the SCL clock generated by the
master.
I2C Protocol – Data Transfer
Each transaction in I2C protocol starts with the master
generating a START condition on the bus, followed by a seven
bit slave address and eighth bit (R/W) indicating a read (1) or a
write (0) operation. All signals are transmitted on the open-drain
SDA line and are synchronized with the clock on SCL line. Each
byte of data transmitted on the I2C bus is acknowledged by the
receiver by holding the SDA line LOW on the ninth clock pulse.
The request for write by the master is followed by the memory
address and data bytes on the SDA line. The writes can be
performed in burst-mode by sending multiple bytes of data. The
memory address increments automatically after receiving
/transmitting of each byte on the falling edge of 9th clock cycle.
The new address is latched just prior to sending/receiving the
acknowledgment bit. This allows the next sequential byte to be
accessed with no additional addressing. On reaching the last
memory location, the address rolls back to 0x00000 and writes
continue. The slave responds to each byte sent by the master
during a write operation with an ACK. A write sequence can be
terminated by the master generating a STOP or Repeated
START condition.
A read request is performed at the current address location
(address next to the last location accessed for read or write). The
memory slave device responds to a read request by transmitting
the data on the current address location to the master. A random
address read may also be performed by first sending a write
request with the intended address of read. The master must
abort the write immediately after the last address byte and issue
a Repeated START or STOP signal to prevent any write
operation. The following read operation starts from this address.
The master acknowledges the receipt of one byte of data by
holding the SDA pin LOW for the ninth clock pulse. The reads
can be terminated by the master sending a no-acknowledge
(NACK) signal on the SDA line after the last data byte. The
no-acknowledge signal causes the CY14X101J to release the
SDA line and the master can then generate a STOP or a
Repeated START condition to initiate a new operation.
Figure 3. System Configuration using Serial (I2C) nvSRAM
Vcc
SDA
SCL
Vcc
Vcc
1
A
1
A
1
A
A2
A2
A2
L
C
S
L
C
S
L
C
S
SDA
A
D
S
A
D
S
P
W
P
W
P
W
CY14X101J
CY14X101J
CY14X101J
#0
#1
#3
Microcontroller
RPmin = (VCC - VOLmax) / IOL
RPmax = tr / Cb
[+] Feedback


Similar Part No. - CY14E101J

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14E101J CYPRESS-CY14E101J Datasheet
1Mb / 32P
   1 Mbit (128 K 횞 8) Serial (I2C) nvSRAM
CY14E101J CYPRESS-CY14E101J Datasheet
1Mb / 31P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM
CY14E101J1-SXI CYPRESS-CY14E101J1-SXI Datasheet
1Mb / 32P
   1 Mbit (128 K 횞 8) Serial (I2C) nvSRAM
CY14E101J1-SXIT CYPRESS-CY14E101J1-SXIT Datasheet
1Mb / 32P
   1 Mbit (128 K 횞 8) Serial (I2C) nvSRAM
CY14E101J2-SXI CYPRESS-CY14E101J2-SXI Datasheet
1Mb / 32P
   1 Mbit (128 K 횞 8) Serial (I2C) nvSRAM
More results

Similar Description - CY14E101J

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101Q1 CYPRESS-CY14B101Q1_11 Datasheet
1Mb / 26P
   1 Mbit (128 K x 8) Serial SPI nvSRAM Infinite read, write, and RECALL cycles
CY14V101LA CYPRESS-CY14V101LA Datasheet
921Kb / 22P
   1-Mbit (128 K x 8/64 K x 16) nvSRAM Infinite read, write, and recall cycles
CY14C512J CYPRESS-CY14C512J Datasheet
1Mb / 31P
   512-Kbit (64 K x 8) Serial (I2C) nvSRAM Infinite read, write, and RECALL cycles
CY14B108L_1106 CYPRESS-CY14B108L_1106 Datasheet
952Kb / 25P
   8-Mbit (1024 K x 8/512 K x 16) nvSRAM Infinite Read, Write, and RECALL cycles
CY14MB064Q CYPRESS-CY14MB064Q Datasheet
938Kb / 29P
   64-Kbit (8 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14C256Q CYPRESS-CY14C256Q Datasheet
1Mb / 33P
   256-Kbit (32 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14C512Q CYPRESS-CY14C512Q Datasheet
1Mb / 33P
   512-Kbit (64 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14C101J CYPRESS-CY14C101J_13 Datasheet
1Mb / 31P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM
CY14C256PA CYPRESS-CY14C256PA Datasheet
1Mb / 44P
   256-Kbit (32 K x 8) SPI nvSRAM with Real Time Clock Infinite read, write, and RECALL cycles
CY14C101J CYPRESS-CY14C101J Datasheet
1Mb / 32P
   1 Mbit (128 K 횞 8) Serial (I2C) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com