Electronic Components Datasheet Search |
|
IDT5V19EE604 Datasheet(PDF) 5 Page - Integrated Device Technology |
|
IDT5V19EE604 Datasheet(HTML) 5 Page - Integrated Device Technology |
5 / 29 page IDT5V19EE604 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR CLOCK SYNTHESIZER IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR 5 IDT5V19EE604 REV F 022310 PLL Features and Descriptions PLL0 Block Diagram PLL1, PLL2 and PLL3 Block Diagram VCO N D A Sigma-Delta Modulator 12-bit 7-bit 4-bit VCO N D 12-bit 7-bit Pre-Divider (D)1 Values Multiplier (M)2 Values Programmable Loop Bandwidth Spread Spectrum Generation Capability PLL0 1 - 127 10 - 8206 Yes Yes PLL1 1 - 127 1 - 4095 Yes No PLL2 1 - 127 1 - 4095 Yes No PLL3 3 - 127 12 - 4095 Yes Yes 1.For PLL0, PLL1 and PLL2, D=0 means PLL power down. For PLL3, 0, 1, and 2 are DNU (do not use) 2.For PLL0, M = 2*N + A + 1 (for A > 0); M = 2*N (for A = 0); A < N-1. For PLL1, PLL2 and PLL3, M=N. |
Similar Part No. - IDT5V19EE604 |
|
Similar Description - IDT5V19EE604 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |