16-Bit, Low-Power, 2-Channel,

Sigma-Delta ADCs

_______________________________________________________________________________________

9

Note 1: These errors are in the order of the conversion noise shown in Tables 1 and 3. This applies after calibration at the given

temperature.

Note 2: Recalibration at any temperature removes these drift errors.

Note 3: Positive full-scale error includes zero-scale errors (unipolar offset error or bipolar zero error) and applies to both unipolar

and bipolar input ranges.

Note 4: Full-scale drift includes zero-scale drift (unipolar offset drift or bipolar zero drift) and applies to both unipolar and bipolar

input ranges.

Note 5: Gain error does not include zero-scale errors. It is calculated as (full-scale error – unipolar offset error) for unipolar ranges,

and (full-scale error – bipolar zero error) for bipolar ranges.

Note 6: Gain-error drift does not include unipolar offset drift or bipolar zero drift. Effectively, it is the drift of the part if only zero-

scale calibrations are performed.

Note 7: The analog input voltage range on AIN+ is given here with respect to the voltage on AIN- on the MAX1415/MAX1416.

Note 8: This common-mode voltage range is allowed, provided that the input voltage on the analog inputs does not go more posi-

but with increased leakage at high temperature.

Note 10: Guaranteed by design.

30mV) or go more negative than (GND - 30mV). The offset-calibration limit applies to both the unipolar zero point and the

bipolar zero point.

Note 12: When using a crystal or ceramic resonator across the CLKIN and CLKOUT as the clock source for the device, the supply

current and power dissipation varies depending on the crystal or resonator type. Supply current is measured with the digi-

Note 13: If the external master clock continues to run in power-down mode, the power-down current typically increases to 67µA at

3V. When using a crystal or ceramic resonator across the CLKIN and CLKOUT as the clock source for the device, the

clock generator continues to run in power-down mode and the power dissipation depends on the crystal or resonator type

(see the Power-Down Modes section).

Note 14: Measured at DC and applied in the selected passband. PSRR at 50Hz exceeds 120dB with filter notches of 25Hz or 50Hz.

PSRR at 60Hz exceeds 120dB with filter notches of 20Hz or 60Hz.

higher-than-specified current and can possibly become uncalibrated.

GAIN

(dB)

190

86

278

78

484

85

8 to 128

91

93

TIMING CHARACTERISTICS—MAX1416 (continued)

(Note 16) (Figures 8, 9)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

DIN to SCLK Setup Time

30

ns

DIN to SCLK Hold Time

20

ns