Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14B101KA Datasheet(PDF) 6 Page - Cypress Semiconductor

Part # CY14B101KA
Description  1 Mbit (128K x 8/64K x 16) nvSRAM with Real Time Clock
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B101KA Datasheet(HTML) 6 Page - Cypress Semiconductor

Back Button CY14B101KA_11 Datasheet HTML 2Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 3Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 4Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 5Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 6Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 7Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 8Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 9Page - Cypress Semiconductor CY14B101KA_11 Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 34 page
background image
CY14B101KA
CY14B101MA
Document #: 001-42880 Rev. *I
Page 6 of 34
current and then remains HIGH by internal 100 k
 pull-up
resistor.
SRAM write operations that are in progress when HSB is driven
LOW by any means are given time (tDELAY) to complete before
the STORE operation is initiated. However, any SRAM write
cycles requested after HSB goes LOW are inhibited until HSB
returns HIGH. In case the write latch is not set, HSB is not driven
LOW by the CY14B101KA/CY14B101MA. But any SRAM read
and write cycles are inhibited until HSB is returned HIGH by MPU
or other external source.
During any STORE operation, regardless of how it is initiated,
the CY14B101KA/CY14B101MA continues to drive the HSB pin
LOW, releasing it only when the STORE is complete. Upon
completion of the STORE operation, the nvSRAM memory
access is inhibited for tLZHSB time after HSB pin returns HIGH.
Leave the HSB unconnected if it is not used.
Hardware RECALL (Power-Up)
During
power-up
or
after
any
low
power
condition
(VCC<VSWITCH), an internal RECALL request is latched. When
VCC again exceeds the VSWITCH on powerup, a RECALL cycle
is automatically initiated and takes tHRECALL to complete. During
this time, the HSB pin is driven LOW by the HSB driver and all
reads and writes to nvSRAM are inhibited.
Software STORE
Data is transferred from the SRAM to the nonvolatile memory by
a software address sequence. The CY14B101KA/CY14B101MA
Software STORE cycle is initiated by executing sequential CE or
OE controlled read cycles from six specific address locations in
exact order. During the STORE cycle, an erase of the previous
nonvolatile data is first performed, followed by a program of the
nonvolatile elements. After a STORE cycle is initiated, further
input and output are disabled until the cycle is completed.
Because a sequence of reads from specific addresses is used
for STORE initiation, it is important that no other read or write
accesses intervene in the sequence, or the sequence is aborted
and no STORE or RECALL takes place.
To initiate the Software STORE cycle, the following read
sequence must be performed:
1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x8FC0 Initiate STORE cycle
The software sequence may be clocked with CE controlled reads
or OE controlled reads, with WE kept HIGH for all the six READ
sequences. After the sixth address in the sequence is entered,
the STORE cycle commences and the chip is disabled. HSB is
driven LOW. After the tSTORE cycle time is fulfilled, the SRAM is
activated again for the read and write operation.
Software RECALL
Data is transferred from the nonvolatile memory to the SRAM by
a software address sequence. A Software RECALL cycle is
initiated with a sequence of read operations in a manner similar
to the Software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE or OE controlled read operations
must be performed:
1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x4C63 Initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared. Next, the nonvolatile information is transferred into the
SRAM cells. After the tRECALL cycle time, the SRAM is again
ready for read and write operations. The RECALL operation
does not alter the data in the nonvolatile elements.
[+] Feedback


Similar Part No. - CY14B101KA_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101KA CYPRESS-CY14B101KA_12 Datasheet
707Kb / 34P
   1-Mbit (128 K 횞 8/64 K 횞 16) nvSRAM with Real Time Clock
More results

Similar Description - CY14B101KA_11

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101KA CYPRESS-CY14B101KA Datasheet
972Kb / 29P
   1 Mbit (128K x 8/64K x 16) nvSRAM with Real Time Clock
CY14B101K CYPRESS-CY14B101K_09 Datasheet
796Kb / 28P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K_0711 CYPRESS-CY14B101K_0711 Datasheet
717Kb / 24P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K CYPRESS-CY14B101K Datasheet
1Mb / 24P
   1 Mbit (128K x 8) nvSRAM With Real-Time Clock
CY14B101LA CYPRESS-CY14B101LA Datasheet
810Kb / 24P
   1 Mbit (128K x 8/64K x 16) nvSRAM
CY14B101LA_1107 CYPRESS-CY14B101LA_1107 Datasheet
1Mb / 28P
   1 Mbit (128K x 8/64K x 16) nvSRAM
CY14B101P CYPRESS-CY14B101P Datasheet
1Mb / 33P
   1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B108K CYPRESS-CY14B108K Datasheet
1Mb / 29P
   8 Mbit (1024K x 8/512K x 16) nvSRAM with Real Time Clock
STK17TA8 CYPRESS-STK17TA8 Datasheet
787Kb / 23P
   128k X 8 AutoStore nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com