Electronic Components Datasheet Search |
|
ISL23315 Datasheet(PDF) 7 Page - Intersil Corporation |
|
ISL23315 Datasheet(HTML) 7 Page - Intersil Corporation |
7 / 20 page ISL23315 7 FN7778.1 August 15, 2011 tDCP Wiper Response Time W option; SCL rising edge of the acknowledge bit after data byte to wiper new position from 10% to 90% of the final value. 0.4 µs U option; SCL rising edge of the acknowledge bit after data byte to wiper new position from 10% to 90% of the final value. 1.5 µs T option; SCL rising edge of the acknowledge bit after data byte to wiper new position from 10% to 90% of the final value. 3.5 µs ILkgDig Leakage Current, at Pins A0, A1, SDA, SCL Voltage at pin from GND to VLOGIC -0.4 <0.1 0.4 µA tShdnRec DCP Recall Time from Shutdown Mode SCL rising edge of the acknowledge bit after ACR data byte to wiper recalled position and RH connection 1.5 µs VCC,VLOGIC Ramp (Note 21) VCC ,VLOGIC Ramp Rate Ramp monotonic at any level 0.01 50 V/ms Operating Specifications VCC = 2.7V to 5.5V, VLOGIC = 1.2V to 5.5V over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued) SYMBOL PARAMETER TEST CONDITIONS MIN (Note 20) TYP (Note 8) MAX (Note 20) UNITS Serial Interface Specification for SCL, SDA, A0, A1 Unless Otherwise Noted. SYMBOL PARAMETER TEST CONDITIONS MIN (Note 20) TYP (Note 8) MAX (Note 20) UNITS VIL Input LOW Voltage -0.3 0.3 x VLOGIC V VIH Input HIGH Voltage 0.7 x VLOGIC VLOGIC + 0.3 V Hysteresis SDA and SCL Input Buffer Hysteresis VLOGIC > 2V 0.05 x VLOGIC V VLOGIC <2V 0.1 x VLOGIC VOL SDA Output Buffer LOW Voltage IOL = 3mA, VLOGIC > 2V 0 0.4 V IOL = 1.5mA, VLOGIC <2V 0.2 x VLOGIC V Cpin SDA, SCL Pin Capacitance 10 pF fSCL SCL Frequency 400 kHz tsp Pulse Width Suppression Time at SDA and SCL Inputs Any pulse narrower than the max spec is suppressed 50 ns tAA SCL Falling Edge to SDA Output Data Valid SCL falling edge crossing 30% of VLOGIC, until SDA exits the 30% to 70% of VLOGIC window 900 ns tBUF Time the Bus Must be Free Before the Start of a New Transmission SDA crossing 70% of VLOGIC during a STOP condition, to SDA crossing 70% of VLOGIC during the following START condition 1300 ns tLOW Clock LOW Time Measured at the 30% of VLOGIC crossing 1300 ns tHIGH Clock HIGH Time Measured at the 70% of VLOGIC crossing 600 ns tSU:STA START Condition Set-up Time SCL rising edge to SDA falling edge; both crossing 70% of VLOGIC 600 ns |
Similar Part No. - ISL23315_11 |
|
Similar Description - ISL23315_11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |