Electronic Components Datasheet Search |
|
LNK416LG Datasheet(PDF) 2 Page - Power Integrations, Inc. |
|
LNK416LG Datasheet(HTML) 2 Page - Power Integrations, Inc. |
2 / 20 page Rev. D 08/11 2 LNK403-409/413-419 www.powerint.com Figure 4. Pin Configuration. Pin Functional Description DRAIN (D) Pin: This pin is the power FET drain connection. It also provides internal operating current for both start-up and steady-state operation. SOURCE (S) Pin: This pin is the power FET source connection. It is also the ground reference for the BYPASS, FEEDBACK, REFERENCE and VOLTAGE MONITOR pins. BYPASS (BP) Pin: This is the connection point for an external bypass capacitor for the internally generated 5.9 V supply. This pin also provides output power selection through choice of the BYPASS pin capacitor value. FEEDBACK (FB) Pin: The FEEDBACK pin is used for output voltage feedback. The current into the FEEDBACK pin is directly proportional to the output voltage. The FEEDBACK pin also includes circuitry to protect against open load and overload output conditions. REFERENCE (R) Pin: This pin is connected to an external precision resistor and is used to configure for dimming (LNK403-409) and non-TRIAC dimming (LNK413-419) modes of operation. VOLTAGE MONITOR (V) Pin: This pin interfaces with an external input line peak detector, consisting of a rectifier, filter capacitor and resistors. The applied current is used to control stop logic for line under- voltage (UV), overvoltage (OV), provide feed-forward to control the output current and the remote ON/OFF function. PI-5431-102610 ILIM DRAIN (D) SOURCE (S) BYPASS (BP) VOLTAGE MONITOR (V) FEEDBACK (FB) REFERENCE (R) ILIM VSENSE MI IS 5.9 V 5.0 V BYPASS PIN UNDERVOLTAGE FAULT PRESENT Gate Driver SenseFet OCP CURRENT LIMIT COMPARATOR 1 V 6.4 V FBOFF FBOFF IFB IV DCMAX DCMAX Comparator 5.9 V REGULATOR SOFT-START TIMER JITTER CLOCK OSCILLATOR AUTO-RESTART COUNTER BYPASS CAPACITOR SELECT FEEDBACK SENSE PFC/CC CONTROL LINE SENSE HYSTERETIC THERMAL SHUTDOWN + - + - 3-VT VBG UV/OV REFERENCE BLOCK LEB MI VBG STOP LOGIC PI-5432-082411 Exposed Pad (backside) Internally Connected to SOURCE Pin (see eSIP-7C Package Drawing) 1 R 2 V 3 FB 4 BP 5 S 7 D E Package (eSIP-7C) (Top View) Lead Bend Outward from Drawing (Refer to eSIP-7F Package Outline Drawing) Exposed Pad (Backside) Internally Connected to SOURCE Pin 7 D 5 S 4 BP 3 FB 2 V 1 R L Package (eSIP-7F) Figure 3. Functional Block Diagram. |
Similar Part No. - LNK416LG |
|
Similar Description - LNK416LG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |