Electronic Components Datasheet Search
Selected language     English  ▼


LA73026AV Datasheet(PDF) 10 Page - Sanyo Semicon Device

Part No. LA73026AV
Description  Double Scart Interface IC
Download  13 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SANYO [Sanyo Semicon Device]
Homepage  http://www.ssdc-jp.com/eng/
Logo 

 
 10 page
background image
LA73026AV
No.A0239-10/13
Transfer data format
The transfer data is composed by START condition, Slave address data
*3, and STOP condition.
After setting up the START condition, please transfer the Slave Address (regulated as “10010100” in SW IC). Group
and next control data (Please see “Data structure”)
Slave Address is composed by 7bits, and this bit 8th bit
*4 should be set as [0].
But SW IC is not equipped with such a data out function, please keep this bit as [0].
The both of Group data and control data are composed by 8bits, and the one control action is defined with combination
of these two data. And if you want to control 2 or more groups at the same mode, you can realize it by sending some
control data together.
The data makes meaning with all bits, so you cannot stop the sending until all data transfer is over. But LA73026AV
adopt auto-increment, for example you can stop to transfer STOP condition after group 2 data . If you want to stop
transfer action, please transfer the STOP condition without fail.
*3 There are 3 control groups.
*4 This 8th bit called as R/W bit, and this bit shows the data transmission direction. [0] means send mode (accept mode
with SW IC) and [1] means accept mode (send mode with SW IC) fundamentally.
Data structure
START condition
Slave Address
R/W ACK Group ACK
Control data
ACK
STOP condition
Initialize
SW IC is initialized as the following mode for circuit protection. Please see “Sub address and data byte table” on page 9.
Characteristics of the SDA and SCL 1/0 stages for SW IC
Parameter
Symbol
Min
Max
Unit
LOW level input voltage
VIL
0
1.0
V
HIGH level input voltage
VIH
2.0
5.0
V
LOW level output current
IOL
3.0
mA
SCL clock frequency
fSCL
100
kHz
Set-up time for a repeated START condition
tSU: STA
4.7
µs
Hold time START condition. After this period, the first clock pulse is generated.
tHD: STA
4.0
µs
LOW period of the SCL clock
tLOW
4.7
µs
Rise time of both SDA and SDL signals
tR
0
1.0
µs
HIGH period of the SCL clock
tHIGH
4.0
µs
Fall time of both SDA and SDL signals
tF
0
1.0
µs
Data hold time
tHD: DAT
0
µs
Data set-up time
tSU: DAT
250
ns
Set-up time for STOP condition
tSU: STO
4.0
µs
BUS free time between a STOP and START condition
tBUF
4.7
µs
Definition of timing




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl