 |
 |
|
| W9425G8EH |
|
|||||||||||||||||
 WINBOND
|
| |||||||||||||||||
|
8 page 
W9425G8EH Publication Release Date: Jul. 04, 2008 - 8 - Revision A01 6. BLOCK DIAGRAM CKE A10 DLL CLOCK BUFFER COMMAND DECODER ADDRESS BUFFER REFRESH COUNTER COLUMN COUNTER CONTROL SIGNAL GENERATOR MODE REGISTER COLUMN DECODER SENSE AMPLIFIER CELL ARRAY BANK #2 COLUMN DECODER SENSE AMPLIFIER CELL ARRAY BANK #0 COLUMN DECODER SENSE AMPLIFIER CELL ARRAY BANK #3 DATA CONTROL CIRCUIT DQ BUFFER COLUMN DECODER SENSE AMPLIFIER CELL ARRAY BANK #1 NOTE: The cell array configuration is 8192 * 1024 * 8 A0 A9 A11 A12 BS1 BS0 CS RAS CAS WE CLK CLK DQ0 DQ7 PREFETCH REGISTER DM DQS |
