Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W9712G6JB Datasheet(PDF) 3 Page - Winbond

Part # W9712G6JB
Description  2M 횞 4 BANKS 횞 16 BIT DDR2 SDRAM
Download  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9712G6JB Datasheet(HTML) 3 Page - Winbond

  W9712G6JB Datasheet HTML 1Page - Winbond W9712G6JB Datasheet HTML 2Page - Winbond W9712G6JB Datasheet HTML 3Page - Winbond W9712G6JB Datasheet HTML 4Page - Winbond W9712G6JB Datasheet HTML 5Page - Winbond W9712G6JB Datasheet HTML 6Page - Winbond W9712G6JB Datasheet HTML 7Page - Winbond W9712G6JB Datasheet HTML 8Page - Winbond W9712G6JB Datasheet HTML 9Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 86 page
background image
W9712G6JB
Publication Release Date: Mar. 15, 2010
- 3 -
Revision A01
10.2
Timing of the CLK Signals...................................................................................................................67
10.3
ODT Timing for Active/Standby Mode.................................................................................................68
10.4
ODT Timing for Power Down Mode ....................................................................................................68
10.5
ODT Timing mode switch at entering power down mode....................................................................69
10.6
ODT Timing mode switch at exiting power down mode ......................................................................70
10.7
Data output (read) timing ....................................................................................................................71
10.8
Burst read operation: RL=5 (AL=2, CL=3, BL=4) ................................................................................71
10.9
Data input (write) timing ......................................................................................................................72
10.10
Burst write operation: RL=5 (AL=2, CL=3, WL=4, BL=4)...........................................................72
10.11
Seamless burst read operation: RL = 5 ( AL = 2, and CL = 3, BL = 4) ......................................73
10.12
Seamless burst write operation: RL = 5 ( WL = 4, BL = 4).........................................................73
10.13
Burst read interrupt timing: RL =3 (CL=3, AL=0, BL=8).............................................................74
10.14
Burst write interrupt timing: RL=3 (CL=3, AL=0, WL=2, BL=8) ..................................................74
10.15
Write operation with Data Mask: WL=3, AL=0, BL=4) ...............................................................75
10.16
Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=4, tRTP ≤ 2clks) ............76
10.17
Burst read operation followed by precharge: RL=4 (AL=1, CL=3, BL=8, tRTP ≤ 2clks) ............76
10.18
Burst read operation followed by precharge: RL=5 (AL=2, CL=3, BL=4, tRTP ≤ 2clks) ............77
10.19
Burst read operation followed by precharge: RL=6 (AL=2, CL=4, BL=4, tRTP ≤ 2clks) ............77
10.20
Burst read operation followed by precharge: RL=4 (AL=0, CL=4, BL=8, tRTP > 2clks) ............78
10.21
Burst write operation followed by precharge: WL = (RL-1) = 3 ..................................................78
10.22
Burst write operation followed by precharge: WL = (RL-1) = 4 ..................................................79
10.23
Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=8, tRTP ≤ 2clks) ...............79
10.24
Burst read operation with Auto-precharge: RL=4 (AL=1, CL=3, BL=4, tRTP > 2clks) ...............80
10.25
Burst read with Auto-precharge followed by an activation to the same bank (tRC Limit): RL=5
(AL=2, CL=3, internal tRCD=3, BL=4, tRTP ≤ 2clks).......................................................................................80
10.26
Burst read with Auto-precharge followed by an activation to the same bank (tRP Limit): RL=5
(AL=2, CL=3, internal tRCD=3, BL=4, tRTP ≤ 2clks).......................................................................................81
10.27
Burst write with Auto-precharge (tRC Limit): WL=2, WR=2, BL=4, tRP=3.................................81
10.28
Burst write with Auto-precharge (WR + tRP Limit): WL=4, WR=2, BL=4, tRP=3.......................82
10.29
Self Refresh Timing ...................................................................................................................82
10.30
Active Power Down Mode Entry and Exit Timing.......................................................................83
10.31
Precharged Power Down Mode Entry and Exit Timing..............................................................83
10.32
Clock frequency change in precharge Power Down mode ........................................................84
11.
PACKAGE SPECIFICATION ..............................................................................................................85
Package Outline WBGA-84 (8x12.5 mm
2).......................................................................................................85
12.
REVISION HISTORY ..........................................................................................................................86


Similar Part No. - W9712G6JB

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
W9712G6KB25I MICROCHIP-W9712G6KB25I Datasheet
1Mb / 56P
   SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM
2021
More results

Similar Description - W9712G6JB

ManufacturerPart #DatasheetDescription
logo
Winbond
W9812G6JH WINBOND-W9812G6JH Datasheet
662Kb / 42P
   2M 횞 4 BANKS 횞 16 BITS SDRAM
W9812G6IH WINBOND-W9812G6IH_10 Datasheet
665Kb / 42P
   2M 횞 4 BANKS 횞 16 BITS SDRAM
W9712G8JB WINBOND-W9712G8JB Datasheet
1Mb / 86P
   4M 횞 4 BANKS 횞 8 BIT DDR2 SDRAM
W9412G6CH WINBOND-W9412G6CH Datasheet
1Mb / 55P
   2M 횞 4 BANKS 횞 16 BITS DDR SDRAM
W9412G6IH WINBOND-W9412G6IH Datasheet
831Kb / 53P
   2M 횞 4 BANKS 횞 16 BITS DDR SDRAM
W971GG8JB WINBOND-W971GG8JB Datasheet
1Mb / 86P
   16M 횞 8 BANKS 횞 8 BIT DDR2 SDRAM
W9864G6GH WINBOND-W9864G6GH Datasheet
1Mb / 43P
   1M 횞 4 BANKS 횞 16 BITS SDRAM
W9825G6DH WINBOND-W9825G6DH Datasheet
1Mb / 44P
   4M 횞 4 BANKS 횞 16 BITS SDRAM
W9825G6EH WINBOND-W9825G6EH Datasheet
1Mb / 42P
   4 M 횞 4 BANKS 횞 16 BITS SDRAM
W9825G6EH WINBOND-W9825G6EH_10 Datasheet
633Kb / 42P
   4 M 횞 4 BANKS 횞 16 BITS SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com