 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HYB39S16320TQ-6 Datasheet(PDF) 1 Page - Siemens Semiconductor Group |
|
||||||||||||||||||||||||||||||
HYB39S16320TQ-6 Datasheet(HTML) 1 Page - Siemens Semiconductor Group |
|
|
1 / 70 page  Semiconductor Group 1 1998-10-01 Overview The HYB 39S163200TQ are dual bank Synchronous Graphics DRAM’s (SGRAM) organized as 2 banks × 256 Kbit × 32 with built-in graphics features. These synchronous devices achieve high speed data transfer rates up to 143 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with an advanced 64MBit DRAM process technology. The device is designed to comply with all JEDEC standards set for synchronous graphics DRAM products, both electrically and mechanically. RAS, CAS, WE, DSF and CS are pulsed signals which are examined at the positive edge of each externally applied clock. Internal chip operating modes are defined by combinations of these signals. A ten bit address bus accepts address data in the conventional RAS/CAS multiplexing style. Ten row address bits (A0 - A9) and a bank select BA are strobed with RAS. Column address bits plus a bank select are strobed with CAS. Prior to any access operation, the CAS latency, burst length and burst sequence must be programmed into the device by address inputs during a mode register set cycle. An Auto Precharge function may be enabled to provide a self-timed row precharge. This is initiated at the end of the burst sequence. In addition, it features the write per bit, the block write and the masked block write • High Performance: • Single Pulsed RAS Interface • Programmable CAS Latency: 2, 3 • Fully Synchronous to Positive Clock Edge • Programmable Wrap Sequence: Sequential or Interleave • Programmable Burst Length: 1, 2, 4, 8 and full page for sequential 1, 2, 4, 8 for interleave -6 -7 -7 -8 Units f CK 166 125 125 125 MHz latency 3233 − t CK3 6878ns t AC3 5.5 5.5 5.5 6 ns • Special Mode Registers • Two color registers • Burst Read with Single Write Operation • Block Write and Write-per-Bit Capability • Byte controlled by DQM0-3 • Auto Precharge and Auto Refresh Modes • Suspend Mode and Power Down Mode • 2k refresh cycles/32 ms • t AC = 5 ns • t SETUP/tHOLD = 2 ns/1 ns • Latency 2 @ 125 MHz • Random Column Address every CLK (1-N Rule) • Single 3.3 V ± 0.3 V Power Supply • LVTTL compatible inputs and outputs HYB 39S13620TQ-6/-7/-8 |
Similar Part No. - HYB39S16320TQ-6 |
|
Similar Description - HYB39S16320TQ-6 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
