Semiconductor Group

134

Notes:

1) All voltages are referenced to

V

SS

2)

I

3)

I

4) An initial pause of 200

µs is required after power-up followed by 8 RAS cycles of which at least one cycle has

to be a refresh cycle, before proper device operation is achieved. In case of using the internal refresh counter,

a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.

5)

V

measured between

V

6) Measured with a load equivalent to 2 TTL loads and 100 pF.

7)

t

referenced to output voltage levels.

8) Either

t

9) These parameters are references to the CAS leading edge in early write and to the WRITE leading edge in

read-write cycles.

10)

t

electrical characteristics only.

If

t

through the entire cycle; if

t

write cycle and I/O will contain data read from the selected cell. If neither of the above sets of conditions is

satisfied, the condition of I/O (at access time) is indeterminate.

11) Operation within the

t

reference point only. If

t

t

12) Operation within the

t

reference point only. If

t

13) AC measurements assume

t

14) Either

t

15) Either

t

HYB 514800BJ -60/-70/-80

512k x 8 DRAM