Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD21477WYCPZ1XX Datasheet(PDF) 10 Page - Analog Devices

Part # AD21477WYCPZ1XX
Description  SHARC Processor
Download  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD21477WYCPZ1XX Datasheet(HTML) 10 Page - Analog Devices

Back Button AD21477WYCPZ1XX Datasheet HTML 6Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 7Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 8Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 9Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 10Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 11Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 12Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 13Page - Analog Devices AD21477WYCPZ1XX Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 76 page
background image
Rev. B
|
Page 10 of 76
|
March 2012
ADSP-21477/ADSP-21478/ADSP-21479
occupy a 8M word window in the processor’s address space but,
if not fully populated, these windows are not made contiguous
by the memory controller logic.
External Port Throughput
The throughput for the external port, based on 133 MHz clock
and 16-bit data bus, is 88 Mbytes/sec for the AMI and
266 Mbytes/sec for SDRAM.
MediaLB
The automotive models of the processors have an MLB interface
which allows the processor to function as a media local bus
device. It includes support for both 3-pin and 5-pin MLB proto-
cols. It supports speeds up to 1024 FS (49.25M bits/sec,
FS = 48.1 kHz) and up to 31 logical channels, with up to
124 bytes of data per media local bus frame. For a list of auto-
motive products, see Automotive Products on Page 74.
Digital Applications Interface (DAI)
The digital applications interface (DAI) provides the ability to
connect various peripherals to any of the DAI pins
(DAI_P20–1).
Programs make these connections using the signal routing unit
(SRU), shown in Figure 1.
The SRU is a matrix routing unit (or group of multiplexers) that
enables the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the DAI
associated peripherals for a much wider variety of applications
by using a larger set of algorithms than is possible with non con-
figurable signal paths.
The associated peripherals include eight serial ports, four preci-
sion clock generators (PCG), a S/PDIF transceiver, four ASRCs,
and an input data port (IDP). The IDP provides an additional
input path to the SHARC core, configurable as either eight
channels of serial data, or a single 20-bit wide synchronous par-
allel data acquisition port. Each data channel has its own DMA
channel that is independent from the processor’s serial ports.
Serial Ports (SPORTs)
The processors feature eight synchronous serial ports that pro-
vide an inexpensive interface to a wide variety of digital and
mixed-signal peripheral devices such as Analog Devices’
AD183x family of audio codecs, ADCs, and DACs. The serial
ports are made up of two data lines, a clock, and frame sync. The
data lines can be programmed to either transmit or receive and
each data line has a dedicated DMA channel.
Serial ports can support up to 16 transmit or 16 receive DMA
channels of audio data when all eight SPORTs are enabled, or
four full duplex TDM streams of 128 channels per frame.
Serial port data can be automatically transferred to and from
on-chip memory/external memory via dedicated DMA chan-
nels. Each of the serial ports can work in conjunction with
another serial port to provide TDM support. One SPORT pro-
vides two transmit signals while the other SPORT provides the
two receive signals. The frame sync and clock are shared.
Serial ports operate in five modes:
• Standard serial mode
•Multichannel (TDM) mode
•I2S mode
•Packed I2S mode
• Left-justified mode
S/PDIF-Compatible Digital Audio Receiver/Transmitter
The S/PDIF receiver/transmitter has no separate DMA chan-
nels. It receives audio data in serial format and converts it into a
bi phase encoded signal. The serial data input to the
receiver/transmitter can be formatted as left justified, I2S or
right-justified with word widths of 16, 18, 20, or 24 bits.
The serial data, clock, and frame sync inputs to the S/PDIF
receiver/transmitter are routed through the signal routing unit
(SRU). They can come from a variety of sources, such as the
SPORTs, external pins, the precision clock generators (PCGs),
and are controlled by the SRU control registers.
Asynchronous Sample Rate Converter (SRC)
The sample rate converter contains four blocks and is the same
core as that used in the AD1896 192 kHz stereo asynchronous
sample rate converter. The SRC block provides up to 128 dB
SNR and is used to perform synchronous or asynchronous sam-
ple rate conversion across independent stereo channels, without
using internal processor resources. The four SRC blocks can
also be configured to operate together to convert multichannel
audio data without phase mismatches. Finally, the SRC can be
used to clean up audio data from jittery clock sources such as
the S/PDIF receiver.
Input Data Port
The IDP provides up to eight serial input channels—each with
its own clock, frame sync, and data inputs. The eight channels
are automatically multiplexed into a single 32-bit by eight-deep
FIFO. Data is always formatted as a 64-bit frame and divided
into two 32-bit words. The serial protocol is designed to receive
audio channels in I2S, left-justified sample pair, or right-justified
mode.
The IDP also provides a parallel data acquisition port (PDAP)
which can be used for receiving parallel data. The PDAP port
has a clock input and a hold input. The data for the PDAP can
be received from DAI pins or from the external port pins. The
PDAP supports a maximum of 20-bit data and four different
packing modes to receive the incoming data.
Precision Clock Generators
The precision clock generators (PCG) consist of four units, each
of which generates a pair of signals (clock and frame sync)
derived from a clock input signal. The units, A B, C, and D are
identical in functionality and operate independently of each
other. The two signals generated by each unit are normally used
as a serial bit clock/frame sync pair.
The outputs of PCG A and B can be routed through the DAI
pins and the outputs of PCG C and D can be driven on to the
DAI as well as the DPI pins.


Similar Part No. - AD21477WYCPZ1XX

ManufacturerPart #DatasheetDescription
logo
Vanlong Technology Co.,...
AD2140F60DCA VANLONG-AD2140F60DCA Datasheet
48Kb / 1P
   Small and light size
AD2140F60HCA VANLONG-AD2140F60HCA Datasheet
48Kb / 1P
   Small and light size
logo
Analog Devices
AD21462WBBZ3 AD-AD21462WBBZ3 Datasheet
1Mb / 60P
   SHARC Processor material that is subject to change without notice
Rev. PrA
AD21465WBBZ3 AD-AD21465WBBZ3 Datasheet
1Mb / 60P
   SHARC Processor material that is subject to change without notice
Rev. PrA
AD21486WBSWZ4AXX AD-AD21486WBSWZ4AXX Datasheet
1Mb / 71P
   SHARC Processor
More results

Similar Description - AD21477WYCPZ1XX

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-21262 AD-ADSP-21262 Datasheet
1Mb / 44P
   SHARC Processor
REV. A
ADSP-21362 AD-ADSP-21362 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21489BSWZ-4B AD-ADSP-21489BSWZ-4B Datasheet
1Mb / 68P
   SHARC Processor
REV. B
ADSP-21477KCPZ-1A AD-ADSP-21477KCPZ-1A Datasheet
1Mb / 76P
   SHARC Processor
REV. C
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LCSZ-160 AD-ADSP-21062LCSZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21060KS-160 AD-ADSP-21060KS-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21469BBCZ-3 AD-ADSP-21469BBCZ-3 Datasheet
2Mb / 72P
   SHARC Processor
REV. 0
ADSP-21364 AD-ADSP-21364 Datasheet
853Kb / 52P
   SHARC Processor
Rev. PrB
ADSP-21375 AD-ADSP-21375 Datasheet
1Mb / 42P
   SHARC Processor
Rev. PrB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com