DS1624

5 of 20

after all received bytes other than the last byte. At the end of the last received byte, a ‘not

acknowledge’ is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A

transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START

condition is also the beginning of the next serial transfer, the bus will not be released.

The DS1624 may operate in the following two modes:

1.

Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is

received an acknowledge bit is transmitted. START and STOP conditions are recognized as the

beginning and end of a serial transfer. Address recognition is performed by hardware after reception

of the slave address and direction bit.

2.

Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.

However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data

is transmitted on SDA by the DS1624 while the serial clock is input on SCL. START and STOP

conditions are recognized as the beginning and end of a serial transfer.

SLAVE ADDRESS

A control byte is the first byte received following the START condition from the master device. The

control byte consists of a four bit control code; for the DS1624, this is set as 1001 binary for read and

write operations. The next three bits of the control byte are the device select bits (A2, A1, A0). They are

used by the master device to select which of eight devices are to be accessed. These bits are in effect the

operation to be performed. When set to a “1”, a read operation is selected, when set to a “0”, a write

operation is selected. Following the START condition the DS1624 monitors the SDA bus checking the

device type identifier being transmitted. Upon receiving the 1001 code and appropriate device select bits,

the slave device outputs an acknowledge signal on the SDA line.

2-WIRE SERIAL COMMUNICATION WITH DS1624 Figure 3