Electronic Components Datasheet Search |
|
MAX5965A Datasheet(PDF) 6 Page - Maxim Integrated Products |
|
MAX5965A Datasheet(HTML) 6 Page - Maxim Integrated Products |
6 / 54 page High-Power, Quad, Monolithic, PSE Controllers for Power over Ethernet 6 _______________________________________________________________________________________ ELECTRICAL CHARACTERISTICS (continued) (VAGND = 32V to 60V, VEE = 0V, VDD to VDGND = +3.3V, all voltages are referenced to VEE, unless otherwise noted. Typical values are at VAGND = +48V, VDGND = +48V, VDD = (VDGND + 3.3V), TA = +25°C. Currents are positive when entering the pin and negative other- wise.) (Note 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS DIGITAL INPUTS/OUTPUTS (Referred to DGND) Digital Input Low VIL 0.9 V Digital Input High VIH 2.4 V Internal Input Pullup/Pulldown Resistor RDIN Pullup (pulldown) resistor to VDD (DGND) to set default level 25 50 75 k Ω Open-Drain Output Low VoltageVOL ISINK = 15mA 0.4 V Digital Input Leakage IDL Input connected to the pull voltage 2 µA Open-Drain Leakage IOL Open-drain high impedance, VOUT_ = 3.3V 2 µA TIMING Startup Time tSTART Time during which a current limit set by VSU_LIM is allowed, starts when the GATE_ is turned on (Note 9) 50 60 70 ms Fault Time tFAULT Maximum allowed time for an overcurrent condition set by VFLT_LIM after startup (Note 9) 50 60 70 ms Port Turn-Off Time tOFF Minimum delay between any port turning off, does not apply in case of a reset 0.5 ms Detection Reset Time Time allowed for the port voltage to reset before detection starts 80 90 ms Detection Time tDET Maximum time allowed before detection is completed 330 ms Midspan Mode Detection Delay tDMID 2.0 2.4 s Classification Time tCLASS Time allowed for classification 19 23 ms VEEUVLO Turn-On Delay tDLY Time VAGND must be above the VEEUVLO thresholds before the device operates 24 ms RSTR bits = 00 16 x tFAULT RSTR bits = 01 32 x tFAULT RSTR bits = 10 64 x tFAULT Restart Timer tRESTART Time a port has to wait before turning on after an overcurrent fault during normal operation, RSTR_EN bits = high RSTR bits = 11 0 ms Watchdog Clock Period tWD Rate of decrement of the watchdog timer 164 ms ADC PERFORMANCE Resolution 9 Bits Range 0.51 V LSB Step Size 1mV Integral Nonlinearity (Relative) INL 0.2 1.5 LSB |
Similar Part No. - MAX5965A_12 |
|
Similar Description - MAX5965A_12 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |