Electronic Components Datasheet Search |
|
EDJ5316DBBG-DJ-F Datasheet(PDF) 5 Page - Elpida Memory |
|
EDJ5316DBBG-DJ-F Datasheet(HTML) 5 Page - Elpida Memory |
5 / 173 page EDJ5316DBBG Preliminary Data Sheet E1462E30 (Ver. 3.0) 5 DDR3 SDRAM Mode Register 2 [MR2] ...................................................................................................... 77 DDR3 SDRAM Mode Register 3 [MR3] ...................................................................................................... 78 Burst Length (MR0) .................................................................................................................................... 79 Burst Type (MR0) ....................................................................................................................................... 79 DLL Enable (MR1) ...................................................................................................................................... 80 DLL-off Mode .............................................................................................................................................. 80 DLL on/off switching procedure .................................................................................................................. 81 Additive Latency (MR1)............................................................................................................................... 83 Write Leveling (MR1) .................................................................................................................................. 84 Extended Temperature Usage (MR2) ......................................................................................................... 87 Multi Purpose Register (MR3)..................................................................................................................... 89 Operation of the DDR3 SDRAM..................................................................................................................96 Read Timing Definition................................................................................................................................ 96 Read Operation ........................................................................................................................................ 100 Write Timing Definition.............................................................................................................................. 107 Write Operation......................................................................................................................................... 108 Write Timing Violations ............................................................................................................................. 114 Write Data Mask ....................................................................................................................................... 115 Precharge ................................................................................................................................................. 116 Auto Precharge Operation ........................................................................................................................ 117 Auto-Refresh............................................................................................................................................. 118 Self-Refresh.............................................................................................................................................. 119 Power-Down Mode ................................................................................................................................... 120 Input Clock Frequency Change during Precharge Power-Down............................................................... 127 On-Die Termination (ODT)........................................................................................................................ 128 ZQ Calibration........................................................................................................................................... 140 Addendum: Elpida DDR3 SDRAM Special Feature, Seamless BL4 Access with Bank-Grouping ...........142 Background............................................................................................................................................... 142 Solution..................................................................................................................................................... 144 Seamless BL4 Access with Bank-Grouping Details.................................................................................. 147 AC Specification Comparison Table for Bank-Grouping Feature Enabled/Disabled................................. 152 Timing Diagram with Bank-Grouping Feature Enabled (MR3 bit A11 = 1)................................................ 154 Package Drawing ......................................................................................................................................170 96-ball FBGA ............................................................................................................................................ 170 Recommended Soldering Conditions........................................................................................................171 |
Similar Part No. - EDJ5316DBBG-DJ-F |
|
Similar Description - EDJ5316DBBG-DJ-F |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |