Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1514KV18-333BZXI Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1514KV18-333BZXI
Description  72-Mbit QDR짰 II SRAM Two-Word Burst Architecture
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1514KV18-333BZXI Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1514KV18-333BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 11Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 12Page - Cypress Semiconductor CY7C1514KV18-333BZXI Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 34 page
background image
CY7C1525KV18
CY7C1512KV18
CY7C1514KV18
Document Number: 001-00436 Rev. *P
Page 9 of 34
Write Operations
Write operations are initiated by asserting WPS active at the
rising edge of the positive input clock (K). On the same K clock
rise the data presented to D[17:0] is latched and stored into the
lower 18-bit write data register, provided BWS[1:0] are both
asserted active. On the subsequent rising edge of the negative
input clock (K), the address is latched and the information
presented to D[17:0] is also stored into the write data register,
provided BWS[1:0] are both asserted active. The 36 bits of data
are then written into the memory array at the specified location.
When deselected, the write port ignores all inputs after the
pending write operations are completed.
Byte Write Operations
Byte write operations are supported by the CY7C1512KV18. A
write operation is initiated as described in the Write Operations
section. The bytes that are written are determined by BWS0 and
BWS1, which are sampled with each set of 18-bit data words.
Asserting the appropriate Byte Write Select input during the data
portion of a write latches the data being presented and writes it
into the device. Deasserting the Byte write select input during the
data portion of a write enables the data stored in the device for
that byte to remain unaltered. This feature is used to simplify
read, modify, or write operations to a byte write operation.
Single Clock Mode
The CY7C1512KV18 is used with a single clock that controls
both the input and output registers. In this mode the device
recognizes only a single pair of input clocks (K and K) that control
both the input and output registers. This operation is identical to
the operation if the device had zero skew between the K/K and
C/C clocks. All timing parameters remain the same in this mode.
To use this mode of operation, the user must tie C and C HIGH
at power on. This function is a strap option and not alterable
during device operation.
Concurrent Transactions
The read and write ports on the CY7C1512KV18 operate
completely independently of one another. As each port latches
the address inputs on different clock edges, the user can read or
write to any location, regardless of the transaction on the other
port. The user can start reads and writes in the same clock cycle.
If the ports access the same location at the same time, the SRAM
delivers the most recent information associated with the
specified address location. This includes forwarding data from a
write cycle that was initiated on the previous K clock rise.
Depth Expansion
The CY7C1512KV18 has a port select input for each port. This
enables for easy depth expansion. Both port selects are sampled
on the rising edge of the positive input clock only (K). Each port
select input can deselect the specified port. Deselecting a port
does not affect the other port. All pending transactions (read and
write) are completed before the device is deselected.
Programmable Impedance
An external resistor, RQ, must be connected between the ZQ pin
on the SRAM and VSS to enable the SRAM to adjust its output
driver impedance. The value of RQ must be 5X the value of the
intended line impedance driven by the SRAM. The allowable
range of RQ to guarantee impedance matching with a tolerance
of ±15% is between 175
 and 350 , with VDDQ =1.5 V. The
output impedance is adjusted every 1024 cycles upon power up
to account for drifts in supply voltage and temperature.
Echo Clocks
Echo clocks are provided on the QDR II to simplify data capture
on high speed systems. Two echo clocks are generated by the
QDR II. CQ is referenced with respect to C and CQ is referenced
with respect to C. These are free running clocks and are
synchronized to the output clock of the QDR II. In the single clock
mode, CQ is generated with respect to K and CQ is generated
with respect to K. The timing for the echo clocks is shown in
Switching Characteristics on page 25.
PLL
These chips use a PLL that is designed to function between
120 MHz and the specified maximum clock frequency. During
power up, when the DOFF is tied HIGH, the PLL is locked after
20
s of stable clock. The PLL can also be reset by slowing or
stopping the input clocks K and K for a minimum of 30 ns.
However, it is not necessary to reset the PLL to lock to the
desired frequency. The PLL automatically locks 20
s after a
stable clock is presented. The PLL may be disabled by applying
ground to the DOFF pin. When the PLL is turned off, the device
behaves in QDR I mode (with one cycle latency and a longer
access time).


Similar Part No. - CY7C1514KV18-333BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1514KV18-333BZXI CYPRESS-CY7C1514KV18-333BZXI Datasheet
814Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1514KV18-333BZXI CYPRESS-CY7C1514KV18-333BZXI Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1514KV18-333BZXI CYPRESS-CY7C1514KV18-333BZXI Datasheet
920Kb / 33P
   72-Mbit QDR II SRAM 2-Word Burst Architecture Two-word burst on all accesses
More results

Similar Description - CY7C1514KV18-333BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYRS1542AV18 CYPRESS-CYRS1542AV18 Datasheet
512Kb / 33P
   72-Mbit QDR짰 II SRAM Two-Word Burst
CY7C1425KV18 CYPRESS-CY7C1425KV18_12 Datasheet
893Kb / 33P
   36-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1310KV18 CYPRESS-CY7C1310KV18 Datasheet
1Mb / 32P
   18-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1312BV18 CYPRESS-CY7C1312BV18_11 Datasheet
1Mb / 29P
   18-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1625KV18 CYPRESS-CY7C1625KV18 Datasheet
894Kb / 33P
   144-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1425KV18 CYPRESS-CY7C1425KV18_13 Datasheet
895Kb / 33P
   36-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1518AV18 CYPRESS-CY7C1518AV18_11 Datasheet
1Mb / 29P
   72-Mbit DDR-II SRAM Two-Word Burst Architecture
CYRS1543AV18 CYPRESS-CYRS1543AV18 Datasheet
498Kb / 32P
   72-Mbit QDR짰 II SRAM Four-Word Burst
CY7C1562XV18 CYPRESS-CY7C1562XV18 Datasheet
869Kb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1523KV18 CYPRESS-CY7C1523KV18_13 Datasheet
792Kb / 28P
   72-Mbit DDR II SIO SRAM Two-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com