Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C15632KV18-400BZXI Datasheet(PDF) 6 Page - Cypress Semiconductor

Part # CY7C15632KV18-400BZXI
Description  72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C15632KV18-400BZXI Datasheet(HTML) 6 Page - Cypress Semiconductor

Back Button CY7C15632KV18-400BZXI Datasheet HTML 2Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 3Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 9Page - Cypress Semiconductor CY7C15632KV18-400BZXI Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 30 page
background image
CY7C15632KV18
Document Number: 001-54932 Rev. *F
Page 6 of 30
Functional Overview
The CY7C15632KV18 is a synchronous pipelined Burst SRAM
equipped with a read port and a write port. The read port is
dedicated to read operations and the write port is dedicated to
write operations. Data flows into the SRAM through the write port
and flows out through the read port. These devices multiplex the
address inputs to minimize the number of address pins required.
By having separate read and write ports, the QDR II+ completely
eliminates the need to “turnaround” the data bus and avoids any
possible data contention, thereby simplifying system design.
Each access consists of four 18-bit data transfers in two clock
cycles.
These devices operate with a read latency of two and half cycles
when DOFF pin is tied HIGH. When DOFF pin is set LOW or
connected to VSS then device behaves in QDR I mode with a
read latency of one clock cycle.
Accesses for both ports are initiated on the positive input clock
(K). All synchronous input and output timing are referenced from
the rising edge of the input clocks (K and K).
All synchronous data inputs (D[x:0]) pass through input registers
controlled by the input clocks (K and K). All synchronous data
outputs (Q[x:0]) outputs pass through output registers controlled
by the rising edge of the input clocks (K and K) as well.
All synchronous control (RPS, WPS, NWS[x:0], BWS[x:0]) inputs
pass through input registers controlled by the rising edge of the
input clocks (K and K).
CY7C15632KV18 is described in the following sections.
Read Operations
The CY7C15632KV18 is organized internally as four arrays of
1 M × 18. Accesses are completed in a burst of four sequential
18-bit data words. Read operations are initiated by asserting
RPS active at the rising edge of the positive input clock (K). The
address presented to the address inputs is stored in the read
address register. Following the next two K clock rise, the
corresponding lowest order 18-bit word of data is driven onto the
Q[17:0] using K as the output timing reference. On the
subsequent rising edge of K, the next 18-bit data word is driven
onto the Q[17:0]. This process continues until all four 18-bit data
words have been driven out onto Q[17:0]. The requested data is
valid 0.45 ns from the rising edge of the input clock (K or K). To
maintain the internal logic, each read access must be allowed to
complete. Each read access consists of four 18-bit data words
and takes two clock cycles to complete. Therefore, read
accesses to the device can not be initiated on two consecutive
K clock rises. The internal logic of the device ignores the second
read request. Read accesses can be initiated on every other K
clock rise. Doing so pipelines the data flow such that data is
transferred out of the device on every rising edge of the input
clocks (K and K).
When the read port is deselected, the CY7C15632KV18 first
completes the pending read transactions. Synchronous internal
circuitry automatically tristates the outputs following the next
rising edge of the negative input clock (K). This enables for a
seamless transition between devices without the insertion of wait
states in a depth expanded memory.
Write Operations
Write operations are initiated by asserting WPS active at the
rising edge of the positive input clock (K). On the following K
clock rise the data presented to D[17:0] is latched and stored into
the lower 18-bit write data register, provided BWS[1:0] are both
asserted active. On the subsequent rising edge of the negative
input clock (K) the information presented to D[17:0] is also stored
into the write data register, provided BWS[1:0] are both asserted
active. This process continues for one more cycle until four 18-bit
words (a total of 72 bits) of data are stored in the SRAM. The
72 bits of data are then written into the memory array at the
specified location. Therefore, write accesses to the device can
not be initiated on two consecutive K clock rises. The internal
logic of the device ignores the second write request. Write
accesses can be initiated on every other rising edge of the
positive input clock (K). Doing so pipelines the data flow such
that 18 bits of data can be transferred into the device on every
rising edge of the input clocks (K and K).
When deselected, the write port ignores all inputs after the
pending write operations have been completed.
Byte Write Operations
Byte write operations are supported by the CY7C15632KV18. A
write operation is initiated as described in the Write Operations
section. The bytes that are written are determined by BWS0 and
BWS1, which are sampled with each set of 18-bit data words.
Asserting the appropriate Byte Write Select input during the data
portion of a write latches the data being presented and writes it
into the device. Deasserting the Byte Write Select input during
the data portion of a write enables the data stored in the device
for that byte to remain unaltered. This feature can be used to
simplify read, modify, or write operations to a byte write
operation.
VREF
Input-
Reference
Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC
measurement points.
VDD
Power Supply Power Supply Inputs to the Core of the Device
VSS
Ground
Ground for the Device
VDDQ
Power Supply Power Supply Inputs for the Outputs of the Device
Pin Definitions (continued)
Pin Name
I/O
Pin Description


Similar Part No. - CY7C15632KV18-400BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C15632KV18-400BZXC CYPRESS-CY7C15632KV18-400BZXC Datasheet
760Kb / 30P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
More results

Similar Description - CY7C15632KV18-400BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C15632KV18 CYPRESS-CY7C15632KV18 Datasheet
760Kb / 30P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1563XV18 CYPRESS-CY7C1563XV18_12 Datasheet
1Mb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1563XV18 CYPRESS-CY7C1563XV18 Datasheet
1Mb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1161KV18 CYPRESS-CY7C1161KV18 Datasheet
881Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1263KV18 CYPRESS-CY7C1263KV18_12 Datasheet
887Kb / 30P
   36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1663KV18 CYPRESS-CY7C1663KV18 Datasheet
779Kb / 31P
   144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1543KV18 CYPRESS-CY7C1543KV18 Datasheet
869Kb / 29P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C25632KV18 CYPRESS-CY7C25632KV18 Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C25632KV18 CYPRESS-CY7C25632KV18_13 Datasheet
496Kb / 31P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C2563XV18 CYPRESS-CY7C2563XV18 Datasheet
614Kb / 29P
   72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com