Electronic Components Datasheet Search |
|
ADS1278SHFQ Datasheet(PDF) 11 Page - Texas Instruments |
|
|
ADS1278SHFQ Datasheet(HTML) 11 Page - Texas Instruments |
11 / 45 page ADS1278-HT www.ti.com SBAS447C – MARCH 2009 – REVISED AUGUST 2012 PIN DESCRIPTIONS (continued) PIN NAME FUNCTION DESCRIPTION AINN1 Analog input AINN2 Analog input AINN3 Analog input AINN4 Analog input AINN[8:1] Negative analog input, channels 8 through 1. AINN5 Analog input AINN6 Analog input AINN7 Analog input AINN8 Analog input AVDD Analog power supply Analog power supply (4.75V to 5.25V). VCOM Analog output AVDD/2 Unbuffered voltage output. VREFN Analog input Negative reference input. VREFP Analog input Positive reference input. CLK Digital input Master clock input. CLK input divider control: 1 = 32.768MHz (High-Speed mode only) / 27MHz CLKDIV Digital input 0 = 13.5MHz (low-power) / 5.4MHz (low-speed) DGND Digital ground Digital ground power supply. DIN Digital input Daisy-chain data input. DOUT1 Digital output DOUT1 is TDM data output (TDM mode). DOUT2 Digital output DOUT3 Digital output DOUT4 Digital output DOUT5 Digital output DOUT[8:1] Data output for channels 8 through 1. DOUT6 Digital output DOUT7 Digital output DOUT8 Digital output DRDY/ Digital input/output Frame-Sync protocol: frame clock input; SPI protocol: data ready output. FSYNC DVDD Digital power supply Digital core power supply (+1.65V to +1.95V). FORMAT0 Digital input FORMAT[2:0] Selects Frame-Sync/SPI protocol, TDM/discrete data outputs, fixed/dynamic FORMAT1 Digital input position TDM data, and modulator mode/normal operating mode. FORMAT2 Digital input IOVDD Digital power supply I/O power supply (+1.65V to +3.6V). MODE0 Digital input MODE[1:0] Selects High-Speed, High-Resolution, Low-Power, or Low-Speed mode operation. MODE1 Digital input PWDN1 Digital input PWDN2 Digital input PWDN3 Digital input PWDN4 Digital input PWDN[8:1] Power-down control for channels 8 through 1. PWDN5 Digital input PWDN6 Digital input PWDN7 Digital input PWDN8 Digital input SCLK Digital input/output Serial clock input, Modulator clock output. SYNC Digital input Synchronize input (all channels). TEST0 Digital input TEST[1:0] Test mode select: 01 = Do not use 00 = Normal operation 10 = Do not use 11 = Test mode TEST1 Digital input Copyright © 2009–2012, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Link(s): ADS1278-HT |
Similar Part No. - ADS1278SHFQ |
|
Similar Description - ADS1278SHFQ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |