Electronic Components Datasheet Search |
|
SN65HVDA100-Q1 Datasheet(PDF) 8 Page - Texas Instruments |
|
|
SN65HVDA100-Q1 Datasheet(HTML) 8 Page - Texas Instruments |
8 / 26 page NWake INH High impedance EN RXD Floating TXD MODE Sleep Normal LIN V SUP t < t NW ke a NW L ake V I NWake V IH NWake V IL t Wa e N k Standby Weak internal pulldown V SUP V SUP Wake-up source recognition: Strong pulldown SN65HVDA100-Q1 SLIS128 – NOVEMBER 2011 www.ti.com Figure 5. Wake-Up Via NWake PROTECTION AND FAILSAFE FEATURES TXD Dominant State Timeout During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on TXD. If the low signal remains on TXD for longer than tDST, the transmitter is disabled, thus allowing the LIN bus to return to the recessive state and communication to resume on the bus. The protection is cleared and the tDST timer is reset by a rising edge on TXD. The TXD pin has an internal pulldown to ensure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on. APPLICATION NOTE: The maximum dominant TXD time allowed by the TXD Dominant state time out limits the minimum possible data rate of the device. The LIN protocol has differenct constraints for master and slave applications thus there are different the maximum consecutive dominant bits for each application case and thus different minimum data rates. Master node: The maximum continuous dominant is the maximum dominant of the SYNC BREAK FIELD, tSYNC_DOM(max). The SYN BREAK FIELD notifies the 'start of frame' to all LIN slaves. It consists of 13 to 26 dominant bits (low phase) followed by a delimiter. Thus the minimum TXD dominant time out, tDST(min) and the maximum SYNC BREAK FIELD for the master determine the minimum data rate for a master node, which may be calculated by the following equation: DataRateMaster(min) = tSYNC_DOM(max) / tDST(min) Slave node: sends the response part of the LIN message frame which has a maximum consecutive dominant length of 9 bits (start bit + 8 data bits). As a result the minimum baud rate of a slave can be calculated by the following equation: DataRateSlave(min) = 9 + nmargin / tDST(min) where nmargin is a saftey margin. 8 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated |
Similar Part No. - SN65HVDA100-Q1 |
|
Similar Description - SN65HVDA100-Q1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |