TPS65280

www.ti.com

SLVSBE4 – JUNE 2012

ABSOLUTE MAXIMUM RATINGS

(1)

over operating free-air temperature range (unless otherwise noted)

VIN, LX

–0.3 to 18

V

LX (Maximum withstand voltage transient < 20ns)

–1.0 to 18

V

BST referenced to LX pin

–0.3 to 7

V

SW_IN, SW_OUT1, SW_OUT2

–0.3 to 7

V

EN, EN_SW1, EN_SW2, nFAULT1, nFAULT2, V7V, ROSC, MODE/SYNC

–0.3 to 7

V

SS, COMP

–0.3 to 3.6

V

V7, R AGND, PGND

–0.3 to 0.3

V

Operating virtual junction temperature range

–40 to 125

°C

Storage temperature range

–55 to 150

°C

(1)

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating

conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

MIN

NOM

MAX

UNIT

VIN

Input operating voltage

5.5

18

V

Ambient temperature

–40

85

°C

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

(1)

MIN

MAX

UNIT

Human body model (HBM)

2000

V

Charge device model (CDM)

500

V

(1)

SW_OUT1/2 pins’ human body model (HBM) ESD protection rating 4 kV, and machine model (MM) rating 200V.

THERMAL INFORMATION

TPS65280

RGE

UNITS

24 PINS

38.1

45.3

16.9

°C/W

0.9

16.9

6.2

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3)

The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-

standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4)

The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB

temperature, as described in JESD51-8.

(5)

The junction-to-top characterization parameter,

from the simulation data for obtaining

(6)

The junction-to-board characterization parameter,

from the simulation data for obtaining

(7)

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific

JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Copyright © 2012, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Link(s): TPS65280