Electronic Components Datasheet Search |
|
ADC1113D125 Datasheet(PDF) 11 Page - Integrated Device Technology |
|
ADC1113D125 Datasheet(HTML) 11 Page - Integrated Device Technology |
11 / 39 page ADC1113D125 4 © IDT 2012. All rights reserved. Product data sheet Rev. 04 — 2 July 2012 11 of 39 Integrated Device Technology ADC1113D125 Dual 11-bit ADC; serial JESD204A interface 10.4 SPI timing [1] Typical values measured at VDDA =3V, VDDD =1.8 V, Tamb =25 C and CL = 5 pF. Minimum and maximum values are across the full temperature range Tamb = 40 C to +85 C at VDDA =3V, VDDD =1.8 V; VI (INAP, INBP) VI (INAM,INBM) = 1 dBFS; internal reference mode; 100 differential applied to serial outputs; unless otherwise specified. Fig 4. Eye diagram at 2 V receiver common-mode 005aaa089 Table 8. SPI timing characteristics[1] Symbol Parameter Conditions Min Typ Max Unit Serial Peripheral Interface timing tw(SCLK) SCLK pulse width - 40 - ns tw(SCLKH) SCLK HIGH pulse width -16 - ns tw(SCLKL) SCLK LOW pulse width -16 - ns tsu set-up time data to SCLK H - 5 - ns CS to SCLK H - 5 - ns th hold time data to SCLK H - 2 - ns CS to SCLK H - 2 - ns fclk(max) maximum clock frequency -25 - MHz Fig 5. SPI timing tsu SDIO SCLK R/W W1 W0 A12 A11 D2 D1 D0 tsu th th tw(SCLK) 005aaa065 CS tw(SCLKL) tw(SCLKH) |
Similar Part No. - ADC1113D125 |
|
Similar Description - ADC1113D125 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |