LPC4074 datasheet(2/123 Pages) NXP

Part #	LPC4074

Description	32-bit ARM Cortex-M4 MCU; up to 512 kB flash, 96 kB SRAM; USB Device/Host/OTG; Ethernet; LCD; EMC; SPIFI

Download	123 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

2 / 123 page

LPC408X_7X

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1 — 17 September 2012

2 of 123

NXP Semiconductors

LPC408x/7x

32-bit ARM Cortex-M4 microcontroller

 JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four watch

points.

 System tick timer.

 System:

 Multilayer AHB matrix interconnect provides a separate bus for each AHB master.

AHB masters include the CPU, and General Purpose DMA controller. This

interconnect provides communication with no arbitration delays unless two masters

attempt to access the same slave at the same time.

 Split APB bus allows for higher throughput with fewer stalls between the CPU and

DMA. A single level of write buffering allows the CPU to continue without waiting for

completion of APB writes if the APB was not already busy.

 Embedded Trace Macrocell (ETM) module supports real-time trace.

 Boundary scan for simplified board testing.

 Memory:

 512 kB on-chip flash program memory with In-System Programming (ISP) and

In-Application Programming (IAP) capabilities. The combination of an enhanced

flash memory accelerator and location of the flash memory on the CPU local

code/data bus provides high code performance from flash.

 Up to 96 kB on-chip SRAM includes:

64 kB of main SRAM on the CPU with local code/data bus for high-performance

CPU access.

Two 16 kB peripheral SRAM blocks with separate access paths for higher

throughput. These SRAM blocks may be used for DMA memory as well as for

general purpose instruction and data storage.

 Up to 4032 byte on-chip EEPROM.

 LCD controller, supporting both Super-Twisted Nematic (STN) and Thin-Film

Transistors (TFT) displays.

 Dedicated DMA controller.

 Selectable display resolution (up to 1024

 768 pixels).

 Supports up to 24-bit true-color mode.

 External Memory Controller (EMC) provides support for asynchronous static memory

devices such as RAM, ROM and flash, as well as dynamic memories such as single

data rate SDRAM.

 Eight channel General Purpose DMA controller (GPDMA) on the AHB multilayer

matrix that can be used with the SSP, I2S, UART, CRC engine, Analog-to-Digital and

Digital-to-Analog converter peripherals, timer match signals, GPIO, and for

memory-to-memory transfers.

 Serial interfaces:

 Quad SPI Flash Interface (SPIFI) with four lanes and up to 40 MB per second.

 Ethernet MAC with MII/RMII interface and associated DMA controller. These

functions reside on an independent AHB.

 USB 2.0 full-speed dual port device/host/OTG controller with on-chip PHY and

associated DMA controller.

 Five UARTs with fractional baud rate generation, internal FIFO, DMA support, and

RS-485/EIA-485 support. One UART (UART1) has full modem control I/O, and one

UART (USART4) supports IrDA, synchronous mode, and a smart card mode

conforming to ISO7816-3.

Similar Part No. - LPC4074

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	LPC4074	2Mb / 123P	32-bit ARM Cortex-M4 MCU; Rev. 1-17 September 2012
	LPC4074	4Mb / 942P	LPC408x/407x User manual Rev. 1-13 September 2012
	LPC4074	4Mb / 12P	NXP Microcontrollers Selection Guide November 2012
	LPC4074FBD144	2Mb / 123P	32-bit ARM Cortex-M4 MCU; Rev. 1-17 September 2012
	LPC4074FBD144	4Mb / 942P	LPC408x/407x User manual Rev. 1-13 September 2012

More results

Similar Description - LPC4074

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	LPC1788	1Mb / 117P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 96 kB SRAM; USB Device/Host/OTG Rev. 2-27 May 2011
	LPC1758	299Kb / 71P	32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 02-11 February 2009
	LPC1759	1Mb / 74P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 7-29 March 2011
	LPC1759	957Kb / 64P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 04-26 January 2010
	LPC1759	1,013Kb / 80P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 8.6-18 August 2015
	LPC1768	311Kb / 72P	32-bit ARM Cortex-M3 microcontroller up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 02-11 February 2009
	LPC1768FBD100551	828Kb / 82P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 9-10 August 2012
	LPC1768	1Mb / 65P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 03-19 November 2009
	LPC1763FBD100551	918Kb / 86P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 9.3-8 January 2014
	LPC1769	1Mb / 66P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 04-1 February 2010

More results

LPC4074 Datasheet(PDF) 2 Page - NXP Semiconductors

LPC4074 Datasheet(HTML) 2 Page - NXP Semiconductors

Similar Part No. - LPC4074

Similar Description - LPC4074

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL