Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SST32HF164-90-4C-EK Datasheet(PDF) 3 Page - Silicon Storage Technology, Inc

Part # SST32HF164-90-4C-EK
Description  Multi-Purpose Flash (MPF) SRAM ComboMemory
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SST [Silicon Storage Technology, Inc]
Direct Link  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SST32HF164-90-4C-EK Datasheet(HTML) 3 Page - Silicon Storage Technology, Inc

  SST32HF164-90-4C-EK Datasheet HTML 1Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 2Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 3Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 4Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 5Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 6Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 7Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 8Page - Silicon Storage Technology, Inc SST32HF164-90-4C-EK Datasheet HTML 9Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 28 page
background image
Data Sheet
Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF802 / SST32HF162 / SST32HF164
3
©2001 Silicon Storage Technology, Inc.
S71171-05-000
8/01
520
are latched on the falling edge of either BEF# or WE#,
whichever occurs last. The data is latched on the rising
edge of either BEF# or WE#, whichever occurs first. The
third step is the internal Program operation which is initi-
ated after the rising edge of the fourth WE# or BEF#,
whichever occurs first. The Program operation, once initi-
ated, will be completed, within 20 µs. See Figures 7 and 8
for WE# and BEF# controlled Program operation timing
diagrams and Figure 18 for flowcharts. During the Program
operation, the only valid flash Read operations are Data#
Polling and Toggle Bit. During the internal Program opera-
tion, the host is free to perform additional tasks. Any SDP
commands loaded during the internal Program operation
will be ignored.
Flash Sector/Block-Erase Operation
The Flash Sector/Block-Erase operation allows the system
to erase the device on a sector-by-sector (or block-by-
block) basis. The SST32HF802/162/164 offer both Sector-
Erase and Block-Erase mode. The sector architecture is
based on uniform sector size of 2 KWord. The Block-Erase
mode is based on uniform block size of 32 KWord. The
Sector-Erase operation is initiated by executing a six-byte
command sequence with Sector-Erase command (30H)
and sector address (SA) in the last bus cycle. The address
lines A19-A11, for SST32HF162/164, and A18-A11, for
SST32HF802, are used to determine the sector address.
The Block-Erase operation is initiated by executing a six-
byte command sequence with Block-Erase command
(50H) and block address (BA) in the last bus cycle. The
address lines A19-A15, for SST32HF162/164, and A18-A15,
for SST32HF802, are used to determine the block address.
The sector or block address is latched on the falling edge of
the sixth WE# pulse, while the command (30H or 50H) is
latched on the rising edge of the sixth WE# pulse. The
internal Erase operation begins after the sixth WE# pulse.
The End-of-Erase operation can be determined using
either Data# Polling or Toggle Bit methods. See Figures 12
and 13 for timing waveforms. Any commands issued during
the Sector- or Block-Erase operation are ignored.
Flash Chip-Erase Operation
The SST32HF802/162/164 provide a Chip-Erase opera-
tion, which allows the user to erase the entire memory
array to the “1” state. This is useful when the entire device
must be quickly erased.
The Chip-Erase operation is initiated by executing a six-
byte command sequence with Chip-Erase command (10H)
at address 5555H in the last byte sequence. The Erase
operation begins with the rising edge of the sixth WE# or
CE#, whichever occurs first. During the Erase operation,
the only valid read is Toggle Bit or Data# Polling. See Table
4 for the command sequence, Figure 10 for timing diagram,
and Figure 21 for the flowchart. Any commands issued dur-
ing the Chip-Erase operation are ignored.
Write Operation Status Detection
The SST32HF802/162/164 provide two software means to
detect the completion of a write (Program or Erase) cycle,
in order to optimize the system write cycle time. The soft-
ware detection includes two status bits: Data# Polling
(DQ7) and Toggle Bit (DQ6). The End-of-Write detection
mode is enabled after the rising edge of WE#, which ini-
tiates the internal program or erase operation.
The actual completion of the nonvolatile write is asynchro-
nous with the system; therefore, either a Data# Polling or
Toggle Bit read may be simultaneous with the completion
of the Write cycle. If this occurs, the system may possibly
get an erroneous result, i.e., valid data may appear to con-
flict with either DQ7 or DQ6. In order to prevent spurious
rejection, if an erroneous result occurs, the software routine
should include a loop to read the accessed location an
additional two (2) times. If both reads are valid, then the
device has completed the write cycle, otherwise the rejec-
tion is valid.
Flash Data# Polling (DQ7)
When the SST32HF802/162/164 flash memory banks are
in the internal Program operation, any attempt to read DQ7
will produce the complement of the true data. Once the
Program operation is completed, DQ7 will produce true
data. Note that even though DQ7 may have valid data
immediately following the completion of an internal Write
operation, the remaining data outputs may still be invalid:
valid data on the entire data bus will appear in subsequent
successive Read cycles. During internal Erase operation,
any attempt to read DQ7 will produce a ‘0’. Once the inter-
nal Erase operation is completed, DQ7 will produce a ‘1’.
The Data# Polling is valid after the rising edge of the fourth
WE# (or BEF#) pulse for Program operation. For Sector- or
Block-Erase, the Data# Polling is valid after the rising edge
of the sixth WE# (or BEF#) pulse. See Figure 9 for Data#
Polling timing diagram and Figure 19 for a flowchart.
Flash Toggle Bit (DQ6)
During the internal Program or Erase operation, any con-
secutive attempts to read DQ6 will produce alternating 1s
and 0s, i.e., toggling between 1 and 0. When the internal
Program or Erase operation is completed, the toggling will
stop. The flash memory bank is then ready for the next
operation. The Toggle Bit is valid after the rising edge of the
fourth WE# (or BEF#) pulse for Program operation. For


Similar Part No. - SST32HF164-90-4C-EK

ManufacturerPart #DatasheetDescription
logo
Silicon Storage Technol...
SST32HF1641 SST-SST32HF1641 Datasheet
431Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF1641C SST-SST32HF1641C Datasheet
431Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF1642 SST-SST32HF1642 Datasheet
432Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF1642-70-4C-LFS SST-SST32HF1642-70-4C-LFS Datasheet
432Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF1642-70-4C-LFSE SST-SST32HF1642-70-4C-LFSE Datasheet
432Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
More results

Similar Description - SST32HF164-90-4C-EK

ManufacturerPart #DatasheetDescription
logo
Silicon Storage Technol...
SST32HF202 SST-SST32HF202 Datasheet
410Kb / 30P
   Multi-Purpose Flash (MPF) SRAM ComboMemory
SST32HF201 SST-SST32HF201 Datasheet
325Kb / 26P
   Multi-Purpose Flash (MPF) SRAM ComboMemory
SST32HF1642 SST-SST32HF1642 Datasheet
432Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF324C SST-SST32HF324C Datasheet
357Kb / 28P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF1641 SST-SST32HF1641 Datasheet
431Kb / 36P
   Multi-Purpose Flash Plus SRAM ComboMemory
SST32HF32A2 SST-SST32HF32A2 Datasheet
421Kb / 35P
   Multi-Purpose Flash Plus PSRAM ComboMemory
SST32HF64A2 SST-SST32HF64A2 Datasheet
827Kb / 38P
   Multi-Purpose Flash Plus PSRAM ComboMemory
SST32HF32A1 SST-SST32HF32A1 Datasheet
421Kb / 35P
   Multi-Purpose Flash Plus PSRAM ComboMemory
SST31LF021 SST-SST31LF021_07 Datasheet
350Kb / 24P
   2 Mbit Flash 1 Mbit SRAM ComboMemory
SST31LF041 SST-SST31LF041_03 Datasheet
332Kb / 26P
   4 Mbit Flash 1 Mbit SRAM ComboMemory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com