Electronic Components Datasheet Search |
|
SST37VF512-70-3C-PH Datasheet(PDF) 2 Page - Silicon Storage Technology, Inc |
|
SST37VF512-70-3C-PH Datasheet(HTML) 2 Page - Silicon Storage Technology, Inc |
2 / 16 page 2 Data Sheet 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash SST37VF512 / SST37VF010 / SST37VF020 / SST37VF040 ©2001 Silicon Storage Technology, Inc. S71151-02-000 5/01 397 Byte-Program Operation The SST37VF512/010/020/040 are programmed by using an external programmer. The programming mode is acti- vated by asserting 12V (±5%) on OE# pin and VIL on CE# pin. The device is programmed using a single pulse (WE# pin low) of 10 µs per byte. Using the MTP programming algorithm, the Byte-Program process continues byte-by- byte until the entire chip has been programmed. Refer to Figure 10 for the flowchart and Figure 6 for the timing dia- gram. Chip-Erase Operation The only way to change a data from a “0” to “1” is by electri- cal erase that changes every bit in the device to “1”. The SST37VF512/010/020/040 use an electrical Chip-Erase operation. The entire chip can be erased in 100 ms (WE# pin low). In order to activate erase mode, the 12V (±5%) is applied to OE# and A9 pins while CE# is low. All other address and data pins are “don’t care”. The falling edge of WE# will start the Chip-Erase operation. Once the chip has been erased, all bytes must be verified for FFH. Refer to Fig- ure 9 for the flowchart and Figure 5 for the timing diagram. Product Identification Mode The Product Identification mode identifies the devices as SST37VF512, SST37VF010, SST37VF020, and SST37VF040 and manufacturer as SST. This mode may be accessed by the hardware method. To activate this mode, the programming equipment must force VH (12V±5%) on address A9. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0. For details, see Table 3 for hardware operation. Design Considerations The SST37VF512/010/020/040 should have a 0.1µF ceramic high frequency, low inductance capacitor con- nected between VDD and GND. This capacitor should be placed as close to the package terminals as possible. OE# and A9 must remain stable at VH for the entire dura- tion of an Erase operation. OE# must remain stable at VH for the entire duration of the Program operation. TABLE 1: PRODUCT IDENTIFICATION Address Data Manufacturer’s ID 0000H BFH Device ID SST37VF512 0001H C4H SST37VF010 0001H C5H SST37VF020 0001H C6H SST37VF040 0001H C2H T1.2 397 Y-Decoder I/O Buffers 397 ILL B1.1 Address Buffer X-Decoder DQ7 - DQ0 Memory Address A9 OE# CE# WE# SuperFlash Memory Control Logic FUNCTIONAL BLOCK DIAGRAM |
Similar Part No. - SST37VF512-70-3C-PH |
|
Similar Description - SST37VF512-70-3C-PH |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |