CY7C25652KV18-450BZI datasheet(3/31 Pages) CYPRESS

Part #	CY7C25652KV18-450BZI

Description	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

Download	31 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

3 / 31 page

CY7C25632KV18

CY7C25652KV18

Document Number: 001-66482 Rev. *C

Page 3 of 31

Contents

Pin Configurations ........................................................... 4

Pin Definitions .................................................................. 5

Functional Overview ........................................................ 6

Read Operations ......................................................... 6

Write Operations ......................................................... 6

Byte Write Operations ................................................. 7

Concurrent Transactions ............................................. 7

Depth Expansion ......................................................... 7

Programmable Impedance .......................................... 7

Echo Clocks ................................................................ 7

Valid Data Indicator (QVLD) ........................................ 7

On-Die Termination (ODT) .......................................... 7

PLL .............................................................................. 7

Application Example ........................................................ 8

Truth Table ........................................................................ 9

Write Cycle Descriptions ............................................... 10

Write Cycle Descriptions ............................................... 11

IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 12

Disabling the JTAG Feature ...................................... 12

Test Access Port ....................................................... 12

Performing a TAP Reset ........................................... 12

TAP Registers ........................................................... 12

TAP Instruction Set ................................................... 12

TAP Controller State Diagram ....................................... 14

TAP Controller Block Diagram ...................................... 15

TAP Electrical Characteristics ...................................... 15

TAP AC Switching Characteristics ............................... 16

TAP Timing and Test Conditions .................................. 17

Identification Register Definitions ................................ 18

Scan Register Sizes ....................................................... 18

Instruction Codes ........................................................... 18

Boundary Scan Order .................................................... 19

Power Up Sequence in QDR II+ SRAM ......................... 20

Power Up Sequence ................................................. 20

PLL Constraints ......................................................... 20

Maximum Ratings ........................................................... 21

Operating Range ............................................................. 21

Neutron Soft Error Immunity ......................................... 21

Electrical Characteristics ............................................... 21

DC Electrical Characteristics ..................................... 21

AC Electrical Characteristics ..................................... 23

Capacitance .................................................................... 23

Thermal Resistance ........................................................ 23

AC Test Loads and Waveforms ..................................... 23

Switching Characteristics .............................................. 24

Switching Waveforms .................................................... 25

Read/Write/Deselect Sequence ................................ 25

Ordering Information ...................................................... 26

Ordering Code Definitions ......................................... 27

Package Diagram ............................................................ 28

Acronyms ........................................................................ 29

Document Conventions ................................................. 29

Units of Measure ....................................................... 29

Document History Page ................................................. 30

Sales, Solutions, and Legal Information ...................... 31

Worldwide Sales and Design Support ....................... 31

Products .................................................................... 31

PSoC Solutions ......................................................... 31

Similar Part No. - CY7C25652KV18-450BZI

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C25652KV18-450BZI	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

More results

Similar Description - CY7C25652KV18-450BZI

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C25632KV18	496Kb / 31P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C2563XV18	614Kb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C15632KV18	783Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C15632KV18	760Kb / 30P	72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C2163KV18	874Kb / 30P	18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C2663KV18	871Kb / 31P	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C2263KV18	910Kb / 32P	36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C1563XV18	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1563XV18	1Mb / 29P	72-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C2562XV18	406Kb / 27P	72-Mbit QDR짰 II Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT

More results

CY7C25652KV18-450BZI Datasheet(PDF) 3 Page - Cypress Semiconductor

CY7C25652KV18-450BZI Datasheet(HTML) 3 Page - Cypress Semiconductor

Similar Part No. - CY7C25652KV18-450BZI

Similar Description - CY7C25652KV18-450BZI

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Datasheet Download

Link URL