Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CXD3526GG Datasheet(PDF) 11 Page - Sony Corporation

Part # CXD3526GG
Description  Digital Signal Driver/Timing Generator
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONY [Sony Corporation]
Direct Link  http://www.sony.co.jp
Logo SONY - Sony Corporation

CXD3526GG Datasheet(HTML) 11 Page - Sony Corporation

Back Button CXD3526GG Datasheet HTML 7Page - Sony Corporation CXD3526GG Datasheet HTML 8Page - Sony Corporation CXD3526GG Datasheet HTML 9Page - Sony Corporation CXD3526GG Datasheet HTML 10Page - Sony Corporation CXD3526GG Datasheet HTML 11Page - Sony Corporation CXD3526GG Datasheet HTML 12Page - Sony Corporation CXD3526GG Datasheet HTML 13Page - Sony Corporation CXD3526GG Datasheet HTML 14Page - Sony Corporation CXD3526GG Datasheet HTML 15Page - Sony Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 88 page
background image
– 11 –
CXD3526GG
Description of Operation
1. Description of I/O Pins
(a) System clear pins (XCLR1, XCLR2 and XCLR3)
All internal circuits are initialized by setting XCLR1 (Pin 102) low. In addition, the internal PLL is initialized by
setting XCLR2 (Pin 66) low, and RGB output is initialized (preset) by setting XCLR3 (Pin 103) low.
Initialization should be performed when power is turned on.
(b) Sync signal input pins (HDIN and VDIN)
Horizontal and vertical separate sync signals are input to HDIN (Pin 62) and VDIN (Pin 17), respectively. The
CXD3526GG supports only non-interlace sync signals with a dot clock of 100MHz or less.
(c) Master clock input pins (CLKP/CLKN, CLKC, CLKSEL and CLKPOL)
Phase comparison is performed by an external circuit and a clock synchronized to the sync signal is input. The
master clock input pins have two systems consisting of CLKP/CLKN (Pins 101 and 130) for small-amplitude
differential input (center level: 2.0V, amplitude: ±0.4V), and CLKC (Pin 131) for CMOS level input. In addition,
the clock path selection is performed with CLKSEL (Pin 100) and CLKPOL (Pin 63). The setting values are as
follows.
CLKSEL: 0 = CLKP and CLKN input; 1 = CLKC input
CLKPOL: 0 = Input clock is non-inverted; 1 = Input clock is inverted
(d) PLL setting pin (PLLDIV)
PLLDIV (Pin 129) sets the divider setting of the internal phase compensation PLL circuit. The setting values for
master clock frequency are as follows.
PLLDIV: 0 = 55 to 100MHz; 1 = 27.5 to 55MHz
Note that the frequency of the clock input to the CXD3526GG must be within the phase compensation PLL
operating range, even during free running.
(e) RGB signal input pins (RIN, GIN and BIN)
These pins input RGB digital signals in 10 bits. The Red signal is input to RIN (Pins 4 to 6, 50 to 53 and 89 to
91), the Green signal to GIN (Pins 7, 8, 54, 55, 92, 93 and 123 to 125), and the Blue signal to BIN (Pins 9 to
12, 56 to 58 and 95 to 97) respectively.
(f) OSD signal input pins (ROSD, GOSD, BOSD, YS and YM)
These pins input OSD signals. The Red signal is input to ROSD (Pins 14 and 59), the Green signal to GOSD
(Pins 15 and 60), and the Blue signal to BOSD (Pins 16 and 61) respectively. In addition, the YM signal is input
to YM (Pin 98), and the YS signal to YS (Pin 99).


Similar Part No. - CXD3526GG

ManufacturerPart #DatasheetDescription
logo
Sony Corporation
CXD3521GG SONY-CXD3521GG Datasheet
188Kb / 22P
   Interface and Driver IC for LCD
More results

Similar Description - CXD3526GG

ManufacturerPart #DatasheetDescription
logo
Sony Corporation
CXD3511AQ SONY-CXD3511AQ Datasheet
569Kb / 84P
   Digital Signal Driver/Timing Generator
CXD2467AQ SONY-CXD2467AQ Datasheet
529Kb / 38P
   Digital Signal Driver/Timing Generator
CXD2467Q SONY-CXD2467Q Datasheet
533Kb / 38P
   Digital Signal Driver/Timing Generator
CXD3536R SONY-CXD3536R Datasheet
123Kb / 2P
   Digital Signal Driver/Timing Generator
CXD3511Q SONY-CXD3511Q Datasheet
531Kb / 79P
   Digital Signal Driver/Timing Generator
logo
Texas Instruments
VSP2265 TI-VSP2265 Datasheet
1Mb / 88P
[Old version datasheet]   CCD Signal Processor with Timing Generator for Digital Cameras
VSP2264 TI-VSP2264 Datasheet
745Kb / 63P
[Old version datasheet]   CCD SIGNAL PROCESSOR WITH TIMING GENERATOR FOR DIGITAL CAMERAS
logo
Analog Devices
AD9925 AD-AD9925_15 Datasheet
1Mb / 96P
   CCD Signal Processor with Vertical Driver and Precision Timing Generator
REV. A
AD9925 AD-AD9925 Datasheet
1Mb / 96P
   CCD Signal Processor with Vertical Driver and Precision Timing Generator
REV. A
AD9923A AD-AD9923A Datasheet
1Mb / 88P
   CCD Signal Processor with V-Driver and Precision Timing??Generator
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com